Scribd Logo
Upload

Welcome to Scribd!

  • Name - Harenshylak M K

    Uploaded by

    Haren Shylak
    9 views7 pages
    This document contains details about digital logic design projects completed by Harenshylak M K with registration number 18BEC0681. The projects include a 16:1 multiplexer using a 4:1 module, a four bit adder/subtractor using module instantiation, and a four bit adder using a full adder module instantiation.

    Original Description:

    dld

    Original Title

    dld

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document contains details about digital logic design projects completed by Harenshylak M K with registration number 18BEC0681. The projects include a 16:1 multiplexer using a 4:1 module, a four bit adder/subtractor using module instantiation, and a four bit adder using a full adder module instantiation.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    9 views7 pages

    Name - Harenshylak M K

    Uploaded by

    Haren Shylak
    This document contains details about digital logic design projects completed by Harenshylak M K with registration number 18BEC0681. The projects include a 16:1 multiplexer using a 4:1 module, a four bit adder/subtractor using module instantiation, and a four bit adder using a full adder module instantiation.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 7

    NAME – HARENSHYLAK M K

    REGISTRATION NUMBER – 18BEC0681

    DIGITAL LOGIC DESIGN

    VERILOG DA
    16:1 Multiplexer using 4:1 module instantiation.
    Four bit Adder/Subtractor using module instantiation.
    Four bit adder using Full adder module instantiation.

    You might also like