Professional Documents
Culture Documents
Efm8bb1 Datasheet
Efm8bb1 Datasheet
Flash Program
RAM Memory Debug Interface Low Frequency
Memory Brown-Out Detector
(up to 512 bytes) with C2 RC Oscillator
(up to 8 KB)
Serial Interfaces I/O Ports Timers and Triggers Analog Interfaces Security
I2C / SMBus General Purpose I/O Watchdog Timer Internal Voltage Reference
1. Feature List
With on-chip power-on reset, voltage supply monitor, watchdog timer, and clock oscillator, the EFM8BB1 devices are truly standalone
system-on-a-chip solutions. The flash memory is reprogrammable in-circuit, providing non-volatile data storage and allowing field up-
grades of the firmware. The on-chip debugging interface (C2) allows non-intrusive (uses no on-chip resources), full speed, in-circuit
debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory
and registers, setting breakpoints, single stepping, and run and halt commands. All analog and digital peripherals are fully functional
while debugging. Each device is specified for 2.2 to 3.6 V operation and is AEC-Q100 qualified. Both the G-grade and I-grade devices
are available in 20-pin QFN, 16-pin SOIC or 24-pin QSOP packages, and A-grade devices are available in the 20-pin QFN package. All
package options are lead-free and RoHS compliant.
2. Ordering Information
In addition to these features, each part number in the EFM8BB1 family has a set of features that vary across the product line. The
product selection guide shows the features available on each family member.
Comparator 0 Inputs
Comparator 1 Inputs
Temperature Range
Flash Memory (kB)
(RoHS Compliant)
ADC0 Channels
RAM (Bytes)
Package
Pb-free
Comparator 0 Inputs
Comparator 1 Inputs
Temperature Range
Flash Memory (kB)
(RoHS Compliant)
ADC0 Channels
RAM (Bytes)
Package
Pb-free
EFM8BB10F8I-A-QSOP24 8 512 18 16 8 8 Yes -40 to +125 C QSOP24
The A-grade (i.e. EFM8BB10F8A-A-QFN20) devices receive full automotive quality production status, including AEC-Q100 qualifica-
tion, registration with International Material Data System (IMDS), and Part Production Approval Process (PPAP) documentation. PPAP
documentation is available at www.silabs.com with a registered and NDA approved user account.
4. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . 15
4.1 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . .15
4.1.1 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . .15
4.1.2 Power Consumption. . . . . . . . . . . . . . . . . . . . . . . . . .16
4.1.3 Reset and Supply Monitor . . . . . . . . . . . . . . . . . . . . . . . .18
4.1.4 Flash Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . .19
4.1.5 Internal Oscillators . . . . . . . . . . . . . . . . . . . . . . . . . .19
4.1.6 External Clock Input . . . . . . . . . . . . . . . . . . . . . . . . . .20
4.1.7 ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21
4.1.8 Voltage Reference . . . . . . . . . . . . . . . . . . . . . . . . . .22
4.1.9 Temperature Sensor . . . . . . . . . . . . . . . . . . . . . . . . .23
4.1.10 1.8 V Internal LDO Voltage Regulator . . . . . . . . . . . . . . . . . . .23
4.1.11 Comparators . . . . . . . . . . . . . . . . . . . . . . . . . . . .24
4.1.12 Port I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
4.1.13 SMBus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .27
4.2 Thermal Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
4.3 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . .29
4.4 Typical Performance Curves . . . . . . . . . . . . . . . . . . . . . . . . .30
6. Pin Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
6.1 EFM8BB1x-QSOP24 Pin Definitions . . . . . . . . . . . . . . . . . . . . . .36
6.2 EFM8BB1x-QFN20 Pin Definitions . . . . . . . . . . . . . . . . . . . . . . .39
3. System Overview
3.1 Introduction
VDD VREF
24.5 MHz
2%
Oscillator VDD
AMUX
12/10 bit
ADC
Low-Freq. Temp
Oscillator Sensor
CMOS
EXTCLK Oscillator +
-+
Input -
2 Comparators
This section describes the EFM8BB1 family at a high level. For more information on each module including register definitions, see the
EFM8BB1 Reference Manual.
3.2 Power
All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devi-
ces without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the
device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when
not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little
power when they are not in use.
Stop • All internal power nets shut down 1. Clear STOPCF bit in Any reset source
• Pins retain state REG0CN
• Exit on any reset source 2. Set STOP bit in
PCON0
Shutdown • All internal power nets shut down 1. Set STOPCF bit in • RSTb pin reset
• Pins retain state REG0CN • Power-on reset
• Exit on pin or power-on reset 2. Set STOP bit in
PCON0
3.3 I/O
Digital and analog resources are externally available on the device’s multi-purpose I/O pins. Port pins P0.0-P1.7 can be defined as gen-
eral-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an
analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0.
3.4 Clocking
The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system
clock comes up running from the 24.5 MHz oscillator divided by 8.
The programmable counter array (PCA) provides multiple channels of enhanced timer and PWM functionality while requiring less CPU
intervention than standard counter/timers. The PCA consists of a dedicated 16-bit counter/timer and one 16-bit capture/compare mod-
ule for each channel. The counter/timer is driven by a programmable timebase that has flexible external and internal clocking options.
Each capture/compare module may be configured to operate independently in one of five modes: Edge-Triggered Capture, Software
Timer, High-Speed Output, Frequency Output, or Pulse-Width Modulated (PWM) Output. Each capture/compare module has its own
associated I/O line (CEXn) which is routed through the crossbar to port I/O when enabled.
Several counter/timers are included in the device: two are 16-bit counter/timers compatible with those found in the standard 8051, and
the rest are 16-bit auto-reload timers for timing peripherals or for general purpose use. These timers can be used to measure time inter-
vals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary
modes of operation. The other timers offer both 16-bit and split 8-bit timer functionality with auto-reload and capture capabilities.
Timer 2 and Timer 3 are 16-bit timers including the following features:
• Clock sources include SYSCLK, SYSCLK divided by 12, or the External Clock divided by 8.
• 16-bit auto-reload timer mode
• Dual 8-bit auto-reload timer mode
• External pin capture (Timer 2)
• LFOSC0 capture (Timer 3)
The device includes a programmable watchdog timer (WDT) running off the low-frequency oscillator. A WDT overflow forces the MCU
into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences
a software or hardware malfunction preventing the software from restarting the WDT, the WDT overflows and causes a reset. Following
a reset, the WDT is automatically enabled and running with the default maximum time interval. If needed, the WDT can be disabled by
system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset.
The state of the RST pin is unaffected by this reset.
UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support
allows a wide range of clock sources to generate standard baud rates. Received data buffering allows UART0 to start reception of a
second incoming data byte before software has finished reading the previous data byte.
The serial peripheral interface (SPI) module provides access to a flexible, full-duplex synchronous serial bus. The SPI can operate as a
master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select
(NSS) signal can be configured as an input to select the SPI in slave mode, or to disable master mode operation in a multi-master
environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be
configured as a firmware-controlled chip-select output in master mode, or disabled to reduce the number of pins required. Additional
general purpose port I/O pins can be used to select multiple slave devices in master mode.
The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specifica-
tion, version 1.1, and compatible with the I2C serial bus.
The cyclic redundancy check (CRC) module performs a CRC using a 16-bit polynomial. CRC0 accepts a stream of 8-bit data and posts
the 16-bit result to an internal register. In addition to using the CRC block for data manipulation, hardware can automatically CRC the
flash contents of the device.
The CRC module is designed to provide hardware calculations for flash memory verification and communications protocols. The CRC
module supports the standard CCITT-16 16-bit polynomial (0x1021), and includes the following features:
• Support for CCITT-16 polynomial
• Byte-level bit reversal
• Automatic CRC of flash contents on one or more 256-byte blocks
• Initial seed selection of 0x0000 or 0xFFFF
3.7 Analog
The ADC is a successive-approximation-register (SAR) ADC with 12-, 10-, and 8-bit modes, integrated track-and hold and a program-
mable window detector. The ADC is fully configurable under software control via several registers. The ADC may be configured to
measure different signals using the analog multiplexer. The voltage reference for the ADC is selectable between internal and external
reference sources.
• Up to 16 external inputs.
• Single-ended 12-bit and 10-bit modes.
• Supports an output update rate of 200 ksps samples per second in 12-bit mode or 800 ksps samples per second in 10-bit mode.
• Operation in low power modes at lower conversion speeds.
• Asynchronous hardware conversion trigger, selectable between software, external I/O and internal timer sources.
• Output data window comparator allows automatic range checking.
• Support for burst mode, which produces one set of accumulated data per conversion-start trigger with programmable power-on set-
tling and tracking time.
• Conversion complete and window compare interrupts supported.
• Flexible output data formatting.
• Includes an internal fast-settling reference with two levels (1.65 V and 2.4 V) and support for external reference and signal ground.
• Integrated temperature sensor.
Analog comparators are used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher.
External input connections to device I/O pins and internal connections are available through separate multiplexers on the positive and
negative inputs. Hysteresis, response time, and current consumption may be programmed to suit the specific needs of the application.
Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:
• The core halts program execution.
• Module registers are initialized to their defined reset values unless the bits reset only with a power-on reset.
• External port pins are forced to a known state.
• Interrupts and timers are disabled.
All registers are reset to the predefined values noted in the register descriptions unless the bits only reset with a power-on reset. The
contents of RAM are unaffected during a reset; any previously stored data is preserved as long as power is not lost. The Port I/O latch-
es are reset to 1 in open-drain mode. Weak pullups are enabled during and after the reset. For Supply Monitor and power-on resets,
the RSTb pin is driven low until the device exits the reset state. On exit from the reset state, the program counter (PC) is reset, and the
system clock defaults to an internal oscillator. The Watchdog Timer is enabled, and program execution begins at location 0x0000.
3.9 Debugging
The EFM8BB1 devices include an on-chip Silicon Labs 2-Wire (C2) debug interface to allow flash programming and in-system debug-
ging with the production part installed in the end application. The C2 interface uses a clock signal (C2CK) and a bi-directional C2 data
signal (C2D) to transfer information between the device and a host system. See the C2 Interface Specification for details on the C2
protocol.
3.10 Bootloader
All devices come pre-programmed with a UART bootloader. This bootloader resides in the code security page, which is the last last
page of code flash; it can be erased if it is not needed.
The byte before the Lock Byte is the Bootloader Signature Byte. Setting this byte to a value of 0xA5 indicates the presence of the boot-
loader in the system. Any other value in this location indicates that the bootloader is not present in flash.
When a bootloader is present, the device will jump to the bootloader vector after any reset, allowing the bootloader to run. The boot-
loader then determines if the device should stay in bootload mode or jump to the reset vector located at 0x0000. When the bootloader
is not present, the device will jump to the reset vector of 0x0000 after any reset.
More information about the bootloader protocol and usage can be found in AN945: EFM8 Factory Bootloader User Guide. Application
notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) or within Simplicity Studio by using the [Application
Notes] tile.
0xFFFF
Reserved
0x2000
0x1FFF Lock Byte
Bootloader
0x1FFE Bootloader Signature Byte
0x1FFD
Security Page
512 Bytes
0x1E00
Bootloader Vector
8 KB Flash
(16 x 512 Byte pages)
0x0000
Reset Vector
UART TX – P0.4
RX – P0.5
4. Electrical Specifications
All electrical parameters in all tables are specified under the conditions listed in Table 4.1 Recommended Operating Conditions on page
15, unless stated otherwise.
Note:
1. All voltages with respect to GND
2. GPIO levels are undefined whenever VDD is less than 1 V.
Normal Mode—Full speed with IDD FSYSCLK = 24.5 MHz2 — 4.45 4.85 mA
code executing from flash
FSYSCLK = 1.53 MHz2 — 915 1150 μA
Idle Mode—Core halted with pe- IDD FSYSCLK = 24.5 MHz2 — 2.05 2.3 mA
ripherals running
FSYSCLK = 1.53 MHz2 — 550 700 μA
Digital Core Supply Current (I-grade or A-grade devices, -40 °C to +125 °C)
Normal Mode—Full speed with IDD FSYSCLK = 24.5 MHz2 — 4.45 5.25 mA
code executing from flash
FSYSCLK = 1.53 MHz2 — 915 1600 μA
Idle Mode—Core halted with pe- IDD FSYSCLK = 24.5 MHz2 — 2.05 2.6 mA
ripherals running
FSYSCLK = 1.53 MHz2 — 550 1000 μA
TA = 25 °C
TA = 25 °C
VDD = 3.0 V
VDD = 3.0 V
ADC0 Burst Mode, 10-bit single IADC 200 ksps, VDD = 3.0 V — 370 — µA
conversions, external reference
100 ksps, VDD = 3.0 V — 185 — µA
ADC0 Burst Mode, 10-bit single IADC 200 ksps, VDD = 3.0 V — 490 — µA
conversions, internal reference,
Low power bias settings 100 ksps, VDD = 3.0 V — 245 — µA
ADC0 Burst Mode, 12-bit single IADC 100 ksps, VDD = 3.0 V — 530 — µA
conversions, external reference
50 ksps, VDD = 3.0 V — 265 — µA
ADC0 Burst Mode, 12-bit single IADC 100 ksps, VDD = 3.0 V, — 950 — µA
conversions, internal reference
Normal bias
Internal ADC0 Reference, Always- IVREFFS Normal Power Mode — 680 790 µA
on5
Low Power Mode — 160 210 µA
CPMD = 01 — 10 — µA
CPMD = 00 — 25 — µA
Note:
1. Currents are additive. For example, where IDD is specified and the mode is not mutually exclusive, enabling the functions increa-
ses supply current by the specified amount.
2. Includes supply current from internal regulator, supply monitor, and High Frequency Oscillator.
3. Includes supply current from internal regulator, supply monitor, and Low Frequency Oscillator.
4. ADC0 always-on power excludes internal reference supply current.
5. The internal reference is enabled as-needed when operating the ADC in burst mode to save power.
Reset Delay from non-POR source tRST Time between release of reset — 39 — µs
source and code execution
Missing Clock Detector Response tMCD FSYSCLK > 1 MHz — 0.625 1.2 ms
Time (final rising edge to reset)
Note:
1. MCU core, digital logic, flash memory, and RAM operation is guaranteed down to the minimum VDD Supply Monitor Threshold.
Note:
1. Does not include sequencing time before and after the write/erase operation, which may be multiple SYSCLK cycles.
2. The internal High-Frequency Oscillator has a programmable output frequency using the HFO0CAL register, which is factory pro-
grammed to 24.5 MHz. If user firmware adjusts the oscillator speed, it must be between 22 and 25 MHz during any flash write or
erase operation. It is recommended to write the HFO0CAL register back to its reset value when writing or erasing flash.
3. Flash can be safely programmed at any voltage above the supply monitor threshold (VVDDM).
4. Data Retention Information is published in the Quarterly Quality and Reliability Report.
4.1.7 ADC
DC Performance
Dynamic Performance 10 kHz Sine Wave Input 1dB below full scale, Max throughput, using AGND pin
10 Bit Mode 53 60 — dB
10 Bit Mode 53 60 — dB
Note:
1. Absolute input pin voltage is limited by the VDD supply.
(Full Temperature and Supply 2.4 V Setting, VDD ≥ 2.6 V 2.35 2.4 2.45 V
Range)
External Reference
Linearity — 0.5 — °C
Note:
1. Represents one standard deviation from the mean.
4.1.11 Comparators
CPHYP = 10 — 16 — mV
CPHYP = 11 — 32 — mV
CPHYN = 10 — –16 — mV
CPHYN = 11 — –32 — mV
CPHYP = 10 — 12 — mV
CPHYP = 11 — 24 — mV
CPHYN = 10 — –12 — mV
CPHYN = 11 — –24 — mV
CPHYP = 10 — 9 — mV
CPHYP = 11 — 18 — mV
CPHYN = 10 — –9 — mV
CPHYN = 11 — –18 — mV
CPHYP = 10 — 8 — mV
CPHYP = 11 — 16 — mV
CPHYN = 10 — –8 — mV
CPHYN = 11 — –16 — mV
-10 °C ≤ TA ≤ 60 °C
VDD = 3.0 V
Guaranteed by characterization
-10 °C ≤ TA ≤ 60 °C
VDD = 3.6 V
Guaranteed by characterization
(VIN = 0 V)
Input Leakage (Pullups off or Ana- ILK GND < VIN < VDD –1.1 — 1.1 µA
log)
Input Leakage Current with VIN ILK VDD < VIN < VDD+2.0 V 0 5 150 µA
above VDD
Note:
1. See Figure 4.6 Typical VOH Curves on page 33 and Figure 4.7 Typical VOL Curves on page 33 for more information.
4.1.13 SMBus
Note:
1. The minimum SMBus frequency is limited by the maximum Clock High Period requirement of the SMBus specification.
2. The maximum I2C and SMBus frequencies are limited by the minimum Clock Low Period requirements of their respective specifi-
cations. The maximum frequency cannot be achieved with all combinations of oscillators and dividers available, but the effective
frequency must not exceed 256 kHz.
3. Data setup and hold timing at 25 MHz or lower with EXTHOLD set to 1.
4. SMBus has a maximum requirement of 50 µs for Clock High Period. Operating frequencies lower than 40 kHz will be longer than
50 µs. I2C can support periods longer than 50 µs.
Bus Free Time Between STOP and START Conditions tBUF 2 / fCSO
Note:
1. fCSO is the SMBus peripheral clock source overflow frequency.
tLOW
VIH
SCL
VIL
tHIGH
tHD:STA tHD:DAT tSU:STA tSU:STO
tSU:DAT
VIH
SDA
VIL
tBUF
P S S P
Note:
1. Thermal resistance assumes a multi-layer PCB with any exposed pad soldered to a PCB pad.
Stresses above those listed in Table 4.16 Absolute Maximum Ratings on page 29 may cause permanent damage to the device. This
is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation
listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For
more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/
support/quality/pages/default.aspx.
Exposure to maximum rating conditions for extended periods may affect device reliability.
Figure 4.4. Typical ADC0 and Internal Reference Supply Current in Burst Mode
5.1 Power
Figure 5.1 Power Connection Diagram on page 34 shows a typical connection diagram for the power pins of the EFM8BB1 devices.
2.2-3.6 V (in)
EFM8BB1
Device
1 µF and 0.1 µF bypass VDD
capacitors required for
the power pins placed
as close to the pins as
possible.
GND
5.2 Debug
The diagram below shows a typical connection diagram for the debug connections pins. The pin sharing resistors are only required if
the functionality on the C2D (a GPIO pin) and the C2CK (RSTb) is routed to external circuitry. For example, if the RSTb pin is connec-
ted to an external switch with debouncing filter or if the GPIO sharing with the C2D pin is connected to an external circuit, the pin shar-
ing resistors and connections to the debug adapter must be placed on the hardware. Otherwise, these components and connections
can be omitted.
For more information on debug connections, see the example schematics and information available in application note, AN124: Pin
Sharing Techniques for the C2 Interface. Application notes can be found on the Silicon Labs website (http://www.silabs.com/8bit-app-
notes) or in Simplicity Studio.
VDD
EFM8BB1 Device 1k
External
System
C2CK
1k 1k
(if pin sharing)
GND
Debug Adapter
Other components or connections may be required to meet the system-level requirements. Application note, "AN203: 8-bit MCU Printed
Circuit Board Design Notes", contains detailed information on these connections. Application Notes can be accessed on the Silicon
Labs website (www.silabs.com/8bit-appnotes).
6. Pin Definitions
N/C 1 24 N/C
P0.2 2 23 P0.3
P0.1 3 22 P0.4
P0.0 4 21 P0.5
GND 5 20 P0.6
P1.7 9 16 P1.2
P1.6 10 15 P1.3
P1.5 11 14 P1.4
P2.1 12 13 N/C
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
1 N/C No Connection
INT0.2 CMP0P.2
INT1.2 CMP0N.2
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
INT0.1 CMP0P.1
INT1.1 CMP0N.1
AGND
INT0.0 CMP0P.0
INT1.0 CMP0N.0
VREF
5 GND Ground
CMP1P.7
CMP1N.7
CMP1P.6
CMP1N.6
CMP1P.5
CMP1N.5
13 N/C No Connection
CMP1P.4
CMP1N.4
CMP1P.3
CMP1N.3
CMP1P.2
CMP1N.2
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
CMP1P.1
CMP1N.1
CMP1P.0
CMP1N.0
INT0.7 CMP0P.7
INT1.7 CMP0N.7
CNVSTR CMP0P.6
INT0.6 CMP0N.6
INT1.6
INT0.5 CMP0P.5
INT1.5 CMP0N.5
INT0.4 CMP0P.4
INT1.4 CMP0N.4
EXTCLK CMP0P.3
INT0.3 CMP0N.3
INT1.3
24 N/C No Connection
P0.2
P0.3
P0.4
P0.5
20
19
18
17
1 16
P0.1 P0.6
P0.0 2 15 P0.7
GND 3 14 P1.0
20 pin QFN
4
(Top View) 13
VDD P1.1
9
P1.6
P1.5
P1.4
P1.3
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
INT0.1 CMP0P.1
INT1.1 CMP0N.1
AGND
INT0.0 CMP0P.0
INT1.0 CMP0N.0
VREF
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
3 GND Ground
CMP1P.6
CMP1N.6
CMP1P.5
CMP1N.5
CMP1P.4
CMP1N.4
CMP1P.3
CMP1N.3
CMP1P.2
CMP1N.2
12 GND Ground
CMP1P.1
CMP1N.1
CMP1P.0
CMP1N.0
INT0.7 CMP0P.7
INT1.7 CMP0N.7
CNVSTR CMP0P.6
INT0.6 CMP0N.6
INT1.6
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
INT0.5 CMP0P.5
INT1.5 CMP0N.5
INT0.4 CMP0P.4
INT1.4 CMP0N.4
EXTCLK CMP0P.3
INT0.3 CMP0N.3
INT1.3
INT0.2 CMP0P.2
INT1.2 CMP0N.2
P0.2 1 16 P0.3
P0.1 2 15 P0.4
P0.0 3 14 P0.5
GND 4 13 P0.6
16 pin SOIC
(Top View)
VDD 5 12 P0.7
P1.3 8 9 P1.2
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
INT0.2 CMP0P.2
INT1.2 CMP0N.2
INT0.1 CMP0P.1
INT1.1 CMP0N.1
INT0.0 CMP0P.0
INT1.0 CMP0N.0
Pin Pin Name Description Crossbar Capability Additional Digital Analog Functions
Functions
Number
4 GND Ground
CMP1P.5
CMP1N.5
CMP1P.4
CMP1N.4
CMP1P.3
CMP1N.3
CMP1P.2
CMP1N.2
INT0.7 CMP1P.1
INT1.7 CMP1N.1
CNVSTR CMP1P.0
INT0.6 CMP1N.0
INT1.6
INT0.5 CMP0P.5
INT1.5 CMP0N.5
INT0.4 CMP0P.4
INT1.4 CMP0N.4
EXTCLK CMP0P.3
INT0.3 CMP0N.3
INT1.3
A — — 1.75
A1 0.10 — 0.25
b 0.20 — 0.30
c 0.10 — 0.25
D 8.65 BSC
E 6.00 BSC
E1 3.90 BSC
e 0.635 BSC
L 0.40 — 1.27
theta 0º — 8º
aaa 0.20
bbb 0.18
ccc 0.10
ddd 0.10
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to JEDEC outline MO-137, variation AE.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
C 5.20 5.30
E 0.635 BSC
X 0.30 0.40
Y 1.50 1.60
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This land pattern design is based on the IPC-7351 guidelines.
3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
5. The stencil thickness should be 0.125 mm (5 mils).
6. The ratio of stencil aperture to land pad size should be 1:1 for all perimeter pads.
7. A No-Clean, Type-3 solder paste is recommended.
8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
EFM8
PPPPPPPP #
TTTTTTYYWW
A3 0.20 REF
D 3.00 BSC
e 0.50 BSC
E 3.00 BSC
f 2.50 BSC
K 0.25 REF
aaa 0.15
bbb 0.10
ccc 0.10
ddd 0.05
eee 0.08
fff 0.10
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. The drawing complies with JEDEC MO-220.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
C1 3.10
C2 3.10
C3 2.50
C4 2.50
E 0.50
X1 0.30
X2 0.25 0.35
X3 1.80
Y1 0.90
Y2 0.25 0.35
Y3 1.80
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
3. This Land Pattern Design is based on the IPC-7351 guidelines.
4. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm
minimum, all the way around the pad.
5. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
6. The stencil thickness should be 0.125 mm (5 mils).
7. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
8. A 2 x 2 array of 0.75 mm openings on a 0.95 mm pitch should be used for the center pad to assure proper paste volume.
9. A No-Clean, Type-3 solder paste is recommended.
10. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
PPPP
PPPP
TTTTTT
YYWW #
Figure 8.3. QFN20 Package Marking
A — — 1.75
A1 0.10 — 0.25
A2 1.25 — —
b 0.31 — 0.51
c 0.17 — 0.25
D 9.90 BSC
E 6.00 BSC
E1 3.90 BSC
e 1.27 BSC
L 0.40 — 1.27
L2 0.25 BSC
h 0.25 — 0.50
θ 0º — 8º
aaa 0.10
bbb 0.20
ccc 0.10
ddd 0.25
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.
Note:
1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion).
3. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.
EFM8
PPPPPPPP #
TTTTTTYYWW
Updated the language in 1. Feature List to clarify the package offerings for each of the different temperature grades.
Corrected the application note number for AN124: Pin Sharing Techniques for the C2 Interface in 5.2 Debug.
Added Thermal Resistance (Junction to Case) for QFN20 packages to 4.2 Thermal Conditions.
Added a note linking to the Typical VOH and VOL Performance graphs in 4.1.12 Port I/O.
Added a reference to AN945: EFM8 Factory Bootloader User Guide in 3.10 Bootloader.
Added a note that all GPIO values are undefined when VDD is below 1 V to 4.1.1 Recommended Operating Conditions.
Adjusted the Total Current Sunk into Supply Pin and Total Current Sourced out of Ground Pin specifications in 4.3 Absolute Maximum
Ratings.
Updated Port I/O specifications in 4.1.12 Port I/O to include new VOL specifications.
Added a note to Table 4.3 Reset and Supply Monitor on page 18 regarding guaranteed operation.
Updated package diagram and landing diagram specifications for the QFN20 package.
Initial release.
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or
intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical"
parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes
without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included
information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted
hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of
Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal
injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass
destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®,
EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®,
Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered
trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All
other products or brand names mentioned herein are trademarks of their respective holders.
http://www.silabs.com