Datasheet 7

You might also like

Download as pdf
Download as pdf
You are on page 1of 17
What Does It Do? VectronIterationa’sTRU-O50 male sa wse-configued,phaslocked loop (LL) soln designe to simpy a wide vary of cock recovery an deta retming, frequency tasation and cock smocthing applications. The device feats phaselack op ASIC wih aqua stabilized VCXO or super tabity and ter prorane This gh intexgted module provides usps perfomance, eat acl quality. The pop ASIC device ides fined Phase Deter, a loop Fits Opa, Loo Sigal lar wth Cock Return to Nol entre, VCXO cet, and an optional 2 ddd ouput The ASI and qua resoneer ane housed in a hess 16D ceramic package wih optional tute sure mount leas. The VCXO fequncy (QUT) and ison factor (QUT2) are act set in accordance with castomerspaifcations. PLL respons is optimized fr ech appcation bythe selection of tree extemal pave components. Softwares aaah rom Vecon to ain loop iter eomponentsletion and lop response modeing Features: Benefits: ee Ue PLL with quartz stabilized VCXO Flexible modular solution ara emul Output jitter less than 20 ps Reduce design time TRU-050? {oss of signa (LOS) alarm Tela) ee Oa Retum to nominal clock upon LOS Ph Quartz Stabilized Input data rates from 8 kb/s to 65 Mb/s Reduces component count ani ‘Surface mount option Tristate output User defined PLL loop response What's Inside? ‘NRZ data compatible What Does It Do? How Is It Used? Robust hermetic ceramic package Pages 35 aw . ? I? Singeor+5.0 V supply (+3.3¥ option avaiable) a pM Bult ia t I a Page 19 How Does It Perform? Pages 12-14 Veron intra! 267 Lowe Roa, Hodson, NHG9051 Te 1ABYECTRIN' ema verano com 1of17 1. Frigate et ta aie che oy pats te ut chek nt 0 es ut ate oe pt cd any, Se ecu che fa a no ey of 5.536 AM, ese at inte ai ce of 32.758 2 Ouest mse of To ray ede 41 ua apy opin ab amie, 4 ie iss pees. gue 2 srs esi gee MT. ao gg canis dy wh pats epi ad ste 5 Snsysie ED a prc th = 14 rT pt ga 7. so id 05) tris a lagen ow rats a et AW te 256 ced gs 00 satin zs a ONAN 05 sata gc Away & room tempsatre Siy nr tpt aly # 20pm. up Opus 22 ove 0.05, 32. Sippy Vatage 3 Yon. 45 Spy Cara py = 55.0) Cp age es p= 451) upto gh ¢ to 4 ‘aston Times: se ie (05 V9 25) {atin (25 0051) Syme aye S up up 2 feed Cock uta tog Hg Sy © = oss of Sa indicaton hp age Hh up ag ow Nomina! ape Fegenyon Las of Sat? 1 spt Fs econ SYM 100 x SH 2017 \ecaun iterations! 267 Lowel Road, Hudson, NH 03051 ‘Ta: .88VECTRON esa: vectone?vecvon com 1 We a ete pt ty cre op 0) 2 ov ee toh gti, 3 rout hue toe sis 4 oF ‘Pate pt a tt api. 5 ‘osm ESN gt et ew ID lo aso EDs gy 1s tac. ec ue ee 10 pt a sr. 6 Pa asp pepe 1 ono, tao psa Ley rs), 8 ao crane go 9 au tt ss a ug ee). 0 os asf Spica a heh as ae hr HN a 26 ys Asn a3 sin sa IOS wg W a Mane men 2 own Mand roe ts, 8 ou ea i ge 4 We or ata, at ps, 2, AH ais ts hg se hen st 9 i cam te a ris cag pi UF 4K a ce hs tis a pp st 6 oun a ta 16 Yor 150 1 apy tag (3.3 Vg ate, Table 2. Top View Figure 3 a) UE EU RSTn LR UTERO OTOL OTe EIR Ea ee Ciera Veco inal 267 Lowe Roa, Hudson, NM G3051 Te: PBBVECRON ema vectoneton om 30h 17 ake leetiie The TRUOS0 i a usercofiqued phase locked oop (PL) integrated cet indus voage cred stl oto (VCXO), an operational ampli, a phase eter, and action ntegaedfuncions for wse in dig synorization appcatons These appa ind ining resvery and data pus restrain fr data ‘sgn dock equency rarsaton and smoothing, sycronos dsbued dock networks, and dock frequency sites Ue an phase detector? en rae ea TRU-050 take to detect Arte ad ed 40f17 econ intestinal TRU-050 Elements Pas tbe Cnt Sid Repro Dail Fae Br pice: oscars Cut hate 26 Cachan) wh ye Tees i) {cst wcsconpeetipetigh et VOW Cente Fees (45 ppm) ee Lop Fe Ope Foe up eee | Phase Detector Tepe detector designed to ace an NRZ data Seam at DATAN (Pn 7 to Figure 5), but may be sed fx cock sgn an ote ta yes. The in blr cre sn och at aT stching testo of 1.4 V, The phase eset’ ip + DRAWN (Pin 7) the ng ck or NRZ deta nal “CLK (Pn 9) the cock signal feedback fom the VCXO atpt OUT or OUT2 A the utp ae + RCUK (Pin 1) -theregenescted dock sgn + RONTA (Pin 12) the reid data signal + PHO (Pin 6) -the phase deter ouput + LOS (Pin 10) a loss of signal detector ‘The pase relations beeen the regenerated cock signal, RK Pin 11), andthe regenerated data signal, ROATA (in 12), showin gue 6 287 Lowe Road, Madson NOG051 Te: HEBVECTONL emal: vertunerecton com PHO OPN PCLT ve Ping FDR] PRY osm ins) cL pins) Goure pints) PU ROMA OP OW Vy Figure 5. Patty Pei ene) Gm) Ch EME The fling ego of RCLK is coitent with in PPL the cater ote gent waz son = NO? LILI fava\_f\_I ube. Figure 6 shows a 1010 data steam AN? wih a 100% data ranstion density. mn Fax! FE TLL LL INU prea ts wi be the case and int ORR WIA AGMA] [—|__ [~ nee ; ata will have fewer data tanstons. cy FN Figure 6. Hower, the phase detect il til sock to alg the fling ede ofthe RCLK signal with the centr ofeach ROA pulse. SO cUa ee TaN OT For applications where the input dock or data signal, DAIAIN, is very low in frequency (<200KHLZ), clock information may pass trough the phase detector because ofits ite low pass characteristic, In applications OCCT such ths, an atonal poe may be necessary inthe op ite to ater these AC component rir to ‘he VEXO input. Pease coractVecton’s Applications ngjesing sal for uted TOM aU) Ce om MOU automation equip: Crm Ua Ee Phase Detector Gain Calculation ‘The thematic daram (Figue 7) shows a implied representation ofthe phase detector’ basic error generation function The actual cuts more complex and indudes circuitry to reduce the TRUO50's dependence on input data duce. In goer, the TRU-050 is insensitive to duty cycle and duty cyl changes. This cut provides a ‘ulpat (Vp) DC evel which is proportional tothe relative phase of DATAIN (Pin 7) and CLKIN (Pin 9) A plot ofthe output (Vp) versus relative phase i shown in igure ‘8 The slope of the output (Vp) versus relative phase (0) i 5¥/2. ‘The phase detector block aso incudes an output gain stage which should be considered when calculating the gain ofthe complete phase detector block. This gain stage has a gain of 2/3, and convess the differential signal toa singleended DC ouput ecuonIernaiansl 267 Lowel Road, Mudson, NH0S0S1 Tal: 8B UECTRONT emai vecrone@veenon com 5of17 Fine Gain=5V/2 Gain = 28 ‘Phase Detector Gain = (5V/2r) * [2/3] * D = 0.53 *D Where D = input data tation dersiy Far example = 1 or 100% tanstion density (eg, cack sina) and 0 = 0.5 for 50% vasion drs (eq, balanced NRZ dt). LOS and LOSIN The LOS cut roves an cup alarm fag when the DATA int signa iss. The LOS ouput set "loi high” ater 256 consecutive CLIN pid with mo DATA aston Ths signal can then be used to ether lg extea alr crus entre the TR's LOIN cat. When the LOIN ip ist "ogi igh" th oop fie opamp cups st mi supply to ata fst lock when DATA stestred natn the VCXO coro oage sir set to hd the VCXO a its nominal frequency (£75 ppm). When LOSI is law ths no cnneton, the VEXO's cot vltage int is enabled (LOSI as an neal pulldoom resi), Loop Filter though various loop iter configurations may be casieed, most IRU-O5O applications use the bas itgratr ite f figure 10. This typeof iter roves high DC (pinto erste proper clock and data alent. The ratio of to RF sets midband ain and can be sed toast the lop bandwith, The tim constant, et by RF and CF, should be selected to be about one dexade belo the open loop tindwith to provide cond phase margin The reference for the non- ey Re a inverting input is set at midsuppy by R2 and R3. Sofware is avaable to epithe selection of RI, CF and RF ing) (Ping) Figure 10. 6of17 ecwan erations! 267 Lowel Road Hudson, NH 03051 Ta: L8BECTRON' e-mat vecrone?vecwon com 150 100 50 FREQUENCY (opm fom fg) 50 on TARR LN 150 Fre 200 CONTROL VOLIAGE () oO TRU-050 VCXO Frequency Deviation vs. Control Voltage extensive testing, Vex0 the basic design The TRU.050's VCXO isa veractortuned crystal osilatr which produces an outa frequency cortrolled by a coral consists of a few voltage, Vg. The tracking range of the VCXO is speed as absolute pull range (APR) when ordered. An APR of 50 Jom quarters thatthe TRLOSD can eck an in sce feqency with 50 pp tabi ove al petting highly engineered, conditions, ining temperature, time, power supply and fad variations, The vale of Vis ved between 0.5 V 04.5 Vto achieve the speed APR. Atypical equeny versus Vc forthe VCXO inthe TRUOS0 fs shown in figue 11, When designing Ps, the VCXO gan (Vin H/o rad/s) i an important armel, AS ue of ao thumb, the feuency deviaon fr the TRUOSO VCXO fs 300 ppm ove the 7 to 4 range, aR LOR assured by advanced For example, a 10 MHz VCXO has an average gain of 1000 Hz/V. The peak value of KV is about twice this value ° a aprosimatly 2.5 Vand one a his vale at 1 V and 4 Carn CLD For many lop calculations, the gin sexes in ras which woud be 2m (100 ppm * f/f the and fully automated previous example : assembly, Oscillator Aging Any tal stabized oir typical exhibits a smalls note requeny ding aging, The majo facts which lead tots shit are changes in the mehanizal tess onthe aysal and mastoaing of frign material on he cyst As the osilaor ages relaxation ofthe stl mourting sesso taser of erionmental sess trough the package tothe atl mounting arangement can lead to frequency variations, Vecton has minimized these two ees trough the use ofa minature Act sip resonator cyst wtich allows a superior mounting arongement an rest in mia elxaion and almost negigble eminent ses ans, ecwon rations! 267 Lowet Road, Mudson, NM 09061 Ta: .BVECTRON'T e-mail vecrone?vecoon com TofI7 asslatng onthe asta geal ut ina equency dress andi typical due to ox gasing of mate wthin a Hemet package oom crtainaion by eternal mata na nahemeticpacage. Veco hs minimized the impact of mass ling by ersing heme itty and minimizing ou gassing by tng he ruber of neal components though the use of ASIC technology. Under nomal operating conto with an operating temperate of 40°C the TRLOSO wil typical exit 2 ppm aging in the fst year of operation. The device wi then exit ppm aging the folowing year with a logaritic dane each year heat CUE ea Pon Absolute Pull Range re ‘tslte pul ange APR) is pif bythe fouth crater of the product code (ee figne 26). APRs the minim qurrted fequncy shit fom fore variationsin temperature, aging, power suply nd lad Both frequency and emiormene iit the specified APR. The total ul range forthe VCXO contained nthe RU-O50 is ypically betwen 200 ppm and 400 ppm. A SO am APR TRIO fly tracks a0 ppm sore scilatr or any other 50 pm reeence oer the operating temperate ang, He ofthe pod, power suply and measurement ait. nd Output Divider Circuit An iternel 2" ded utat is avaiable at OUT2. The value ofr vats from 1 to 8 and is set ding manufacture, This prides divide rats rom 20 256, A“ ott” option may ao be sled to minimize power usage and tes, Oey Diver Noe The ery of QUT se iat query of th VCXO used nthe TROD, he Goa a CeUeS lowest equencyVEXO (QUTT) avaiable inthe TRU-OSO i 12 Mand the highest quency is 65.596 ME between OUTT and OUT2? Therefore, the fequecy range of QUTT is between 12 Mie and 65.536 Me. Sine OUT2 a dion of Ty (UT a can vay fom OUT 2 6 OUT + 256, OUT2 ange om 46.875 Ke (12 M+ 256) 0 vo 52.768 Mi (65 536M 2) Law query pts may bo spd tte phase eto te TU (060, but an extol vier nthe etc loops que. With an extra iene eck op, Mee ck ant sald ol can be sed pase ter pts ea 8017 coon Interstons! 267 Lowel! Road, Hudson, NH 03061 Te: 1.88N8CTROW-1 emai vecronevecnon com Handling Precautions though proteton ei has been designe nto this device, pop precautions shouldbe taken to avid expose to ecstatic charge (ESD) cing handing and moung,Vecten employs a human body model (HBM) anda charged device mal (CDM) or ESD sszeptbiltytesing and groteion design evaluation ESD vag tesholls ‘ae dependent onthe cit parameters used to deine the mode, Athough no inusty.wide standard hes been adopted or COM, a stated HEM (esisance = 1500 ©, capacance = 100 pF) is widely sed ard theo can be used for comparison puposes, The HBM ESD esol presented ere was obtained using these cet parameters, * ML STD8820, Method 3015, las 1 Table 3. TALS PEACE nO TN MOU eaua which is assembled OO CUs CIA Me It is packaged in a eae UR 2a SUM ne ee sealed for long term CTI ICO Cea Ue Ue RICO Loree CCIW ag ature range. Tape Ean eRe Seem earn erat! 257 Lowe Road, Mudsn,NHOSOSY To 8GVECRIW eal verano com 9017 w Does It Perform Atypical PU sisted in figue 12. Beavis that many textbook equations desing loop dynamics, such as capture ange lok ine, ae based on el systems. Such equations may not be accurate fr rel systems wth nner, DC offsets anne A PLL a feedback system which ces the otpt frequency to kn bah phase and equency tothe fundamental requency ofthe input sia ‘When inicly out of ck, the outpt ofthe phase detetrs proportional othe dtfxence in requenc between the tw phase detector int. This beat note vats the ‘wip equncy othe VCH, and in ropa dese pheseloka lop the lop aan fares Vo the cet vl to rng the system io lock Phase-Locted Leop Fase Locked Loop Block Diagram Ades’ primary conc to sect lope that ens lock nd sai, while roving adequate fieing of ingt signa noe oF jit. An inal design stats wih a known DATAN signal and an ouput ‘pectin, An ital nay ofthe pen oop gin espns provides nig inothe response ofthe sem, Using figne 12, te open op ain ss gy). MDAVAUE si Whee: Kpis the phase dct gain in V/ra (0.53 x Data Desi). AY isthe VOXO gain cosa in a/ (the op fer wane fonction. Nis the ie aio, “sce the VCXO frequen outpt toa phase opt. ‘The open op gan may be pte and vari using the SPICE model provided in figure 13 The gin, Fequeney a lop fier corfiguations may be varie to prodcedested responses. In the stordr phase locked lop, ‘were AVS) ard N equal 7, the gin cre as 20 8 decade ope with unity gin at = KUN where AV sina on Too 17 ewan ieraatonal 267 Lowel Road, Mudson, NH03051 Ta: LABVECTRON e-mail veerone>vecwon com The fisted open op gain has constant phase sit of 90 dages. Hower, ote equency pos re present inthe op due othe opamp ite tanith and ain, the phase eect andthe VCXO modulation bandh (these poles are ince inthe SPICE mode). The lop’ bandit is approximately equal to the cose oop bandwith and can be used to assess the staiity,lckin range and fitsing crac ofthe loop. The lop acts sa bandas fier certred atthe chock requeny, jut a if trk cat were usd to fit the input dock or dota steam, Howes, the fier Qof the TRUO50 i much rater tan that of tank cet and ypc ranges fem 1,000 to 20,000, The PLL acs gut pase jer insite the loop bandwith while jiter i attenuated outsite the lop bandwith. Conéeting the SPCE mal (gue 13) toa cose lop ilsrates the ter ant function shown in fie 15, In genera the PL reply lacks those signs wth an ntl equency dere (lative to CLIN) that is within th lop's bandh, Loki mes lng for lover bandh ops and may be dexgaed by ter o by or npt duty te Simulated Results The SPICE mol jut described canbe used to determine the component values neesary to rode a desed op iter bandit, ister taster function ands open loop response fox avn pcan. Arai, smultion teu can be otained ising Vecton's TRUDS0 Lop Filer Calton’ software, Ths software runs ram DOS ad wil ako prove the user with loop iter component ves RI, RF and CF (se gue 15) base on dese lop fiter bandit, datatype, data dens, damping far and data fequency, For assistance with your spec application, oF to esve a copy of Vecron's"TRU-O5O Lop iter Calculation” soar, please contact Veton's Application Engjneting tat. "e\Etr Eee noah Bacnnnae cain 95 i Figure 13. SPICE Model sstsxTRUUSI 2c Loop Model wiaoack ridoak sesssathase Detector 200% (for closed loop response use: 20.2» re 23 3 130 609 sessssfhace Detector Gain = U.S © Data Density 2403025 sesssaLocp Filter ra 5 1k 25.0 10 FS b Me 67 37.0 5 0-10000 eee /O10 sererxinput Bardvioth © 50 Wz 757.8 Mok 8.0 209 seeeeea¥O00 Gain 2 He/V sererifvanple 100 ppm + 30.72 the #2 90.8.0 39500 ssereel/s Model re 9 30 1000 101 om 25 12.0 10 O-teb ereevDivide by N a@wou0L v8.12 01k Vecon tonne! 257 Lowel Road Huson, M051 TA: ABECRIN' eat vcton eon com naw SPICE Simulated Results Open Loop Response = Phase margin is 67.0" at m0.0 Hz % Open loop gain margin is -3-2eeM) at ROOOD-0 He OPEN LOOP GAIN (of) * Closed loop jitter bandwidth 2 (3 d®> is 1500 He. = The maximum value of the closed loop gain is 0-11b14 48 fat a frequency of b5.000 Hz * Danping factor = 4-0 = RL= 13-5 kohm = RF = 79.6 k ohm * = 0.40 pF = Data density = 100% VCXO FREQ = 32.78 MHz = Feedback divider = 8 CLOSED LOOP GAIN (c®) Frequency (Hz) ott? \ecrn ems) 267 Lowe oad, Musson. M0905 Tl SBVECRON ema ven evo so Waa rae KY] Applications The three key applications forthe TRU-OSO are clock recovery of cigtal data, frequency transiaton and clack smoothing, These timing needs are required by a wide variety of markets such as telecommunications, ‘datacommunications, digital video and aud, telemetry, test equipment and sensing, Clock Recovery and Data Retiming The TRU-O50 was designed to recover a dock imbedded in an NRZ data signal, and retime it with a data pattern in this application, the VCXO frequency i exactly the same as the NRZ data rate and the outputs are taken off Pin 11 {Recovered Clock) and Pin 12 (Recovered Dita). The diagram below shows atypical circuit. Figue 17 shows the elatonstip between ONAIN (Pn 7) and CLIN (Pin 9) under ocked contin The sing ge a nO) of th CLIN scree tothe DAA pus Cig PHO OPN OPOUT LOS(An IO gn6) nd (Fn3) 1 \ Hey jtosmena 5184 Me 51840 Mis NR OUT Fin 18) DATAIN in 7) VAY AU Ue ald OU CR vem Tea wre CLAN Fn) ROLK Fin) ROATA(Rn 12) Figue 16. Relationship of RCLK (Pn 11) and ROATA (Pin 12). The ang eigeof the Recovered Clocks inthe mid ofthe ¢ata pater and should be wed ook the data into the net part of theca. Ther is one anda al qe clay (requency of Pin 9) between OATAIN and ROAA, Therefore 10 Miz sina woud have a 150 nS day between DATA and ROATA pus ational rut delays, wich xe typically 9 nS. DATA DaeT Lf 7 CLKIN J a er—~—r————_CCizsC#CN RCLK L_I ™ LI Figure 17. ‘ecw temations! 267 Lowel! Road, Hudson, NH 03061 Te: L6B.VECTRON email: yoryone>vecton com 13 0f 17 16.000 ns 31.0000 ns 46.0000 ns Eye Diagram for ROLK TRU-050 @ 51.84 MHz The fling edge of RCLK RDATA is centered with respect to ROATA ha 7.000 —vans/aiv Ost = 9762 mals the 000. Vate/av Onset 2 sone mots Timebase 3.000. ns/é Dalay 15.0000 1 Figure 18 Timing Recovery Using OUT2 ‘Due tothe limitations in crystal size, the lowest frequency ftom QUTT is 12 MHz. For applications below this frequency, the internal divide-by can be used (Note: an additional external divideby can also be used). An application for 1.544 NlHz dock recovery is shown in figure 19. PHO OPN OPOUT Vo, nf) Fn Fn) Fn) Losi Fn5) Los Fn 1) ea annem DATAN (Fin 7) é /OUTT (Pint) pia Tae 9 1st XING) | Our? Fn 19) ROK (Fn tI)_ ROATAGFn 12) Figure 19. Frequency Translation ‘The TRUOSO is most commonly used for frequency translation. For example, in a telecommunications application, wen a 2.048 MHz reference dock i mutipied to 32.768 MHz, avery clean 32.768 Mz cock ‘would then be output to other circuits. Generally, the TRU-050 speci in tems of NRZ int. Since te TRUO5OS phase dtecer was designed for NRZ data, ote inputs such a 2 dock signa should be cose as an equivalent 1010. NRZ ptm Moly ‘ecto Intemational 267 Lowel Road, Hudson, NH 03051 Te: .86ECTROW ema veeton@vecton.com ‘the DARINin to the phase detect clack sia the VEN the ide VCXO ote fe back to CK, mast be twice the DMTAN rat, In gue 20, the 2.048 Mz system eetence ck can be wet sa 4.096 MHZ RZ dea steam wth a data densty of 100% There, the fetbck equ inthe PL woul be 4.096 Mz (he 32.768 eck frequency cite by 8). PHO OPN OPOUT Vg nb) n2) Find) nt) 30760 ie OUT fin 15 4095 wee, U2 (Fn 13: (eT (d Ey te ROX P11) ROMA 12) Figure 20. FINCA 208 J 2278 08 (UU ‘The Timing diagram above shows 2 2.048 MHe clock input being translated to 32.728 MHe clock output. Figue 21. MCN nt 1-88-VECTRON-1 ‘Another example would be to translate 8.000 kHz to 51.840 MHz. PHO OPN POUT. vg “ep ns) (Phn2)_ PAB] PHT} LOSNRS) ‘\ 00 nbe 8a te paTANIPA} Our Pints) “coon ‘CAM Ping) 1] mt Toren ‘Weron eatine) 267 Lowel Roed, Hudson, NH0S055 Te MSBVECTRONT. ema etonsredon com 15017 For aplication wise the DAA is vy low in quency (cughly <200 KHZ). cack infomation may pass tough the phase detecor because of ts ft am pass erat. In applations sch this, an atonal pole may be reesary inthe op fier to attentte these AC components prior othe VCXO input (not the «apacitr to gon in igue 2). Pease contact Vet's Apliations Engiesng staf for futher dea Clock Smoothing Example The third common application ofthe TRU-0SO is forthe Regeneration or "Smoothing" of a degrade input dock signal n this aplication, the RUHOSO accepts a degraded input dock signal and regenerates the signal to square up the rising and falling ees and remove urwarted te, The outputs then clean quartz locked representation ‘of the degraded input signal. Fiqure 23 illustrates a common example of a clock signal regeneration application. In this example, a degraded 16.384 MHz clock signal {is smoothed using the TRUO50. The 16,384 MHz clock is fed into DAIAIN (Pin 7). The signal is then regenesated, and a smoothed representation of the signal is ‘available at RDATA (Pin 11). Its impatat to note that the signal fe bok fom QUTT (Pin 15) to CLKIN (Pin 9) is tice the fequecy ofthe degraded input irl at DLA (Pin 7). This is because the TRU.050 was ogely designed or input NRZ data pater. Sine an NRZ data pate has one tanson pr bit, and ts associated cock has two ‘rastions pr bit the TRULO50 phase detector rites twice as many tastons at CKIN (Pin 9) when compare to DATA (Pn 7). In the case of an input cock signal, CLKIN (Pn 9) must be twice the fequecy of DATAN (in 7). For @ 16:384 Mz cock smooting aplication, a TRUOSO with a 32.768 Mix OUTT shou be specie. PHO OPN OPOUT Ve Ping) (Pz) Pins) iN) Losi (rin 5) sereewne tessamite ‘OUT! (Fats) Dram in 7) S276 He cunt (Ping) teseamte bia TRU-050 ure (in 18) s2T6eMHe 16.384 MH RCL (Pin tt) ROATA(PIn 12) ssssae ; Bannten Ebi (W6.204MH2) Reyenerated rota pint "Baas Oat Clock Figure 23 16017 ecwonieratonal 267 Lowel Road, Mudson, NH03051 Ta: L8BYECTRON e-mail veerone?vecwon com How Is It Packaged? Questions? (CTI Bese aa 6771165961192 1843218836 7000020400. Baie 257056 ao B00 288000 mutt ee 8 ne ae ‘870M Is) 4a 000 Li ramsreme A186 _A14) iS 0800) L____. version Nanbor 51800 — 7 L_saasranews hed 15th 20830832040 eee ome 4055 AIRS AZ 552 GONG IMI |S Surtace Mount Boe pom 55068127600 8000 81 BME 8960 Se eT) Eon eee 7980 14000 16000 16384 18665 1840 _ 20000 Sees “nas _AaNS 388A AST AON) Bae, “er Other frequencies avaiable ypon request. Table 4, Vict omaina! 257 Lowe Rood, Huron, NH08057 Tek SBVECTR') eal wctoneectoncom UL

You might also like