JNV Pathanamthitta AISSCE 2019-20

ALL INDIA SENIOR SECONDARY

CERTIFICATE EXAMINATION
(2019-20)

PHYSICS INVESTIGATORY PROJECT report

SUBMITTED TO: CENTRAL BOARD OF SECONDARY EDUCATION

SUBMITTED BY: ASHWIN SAJI

INSTITUTION: JAWAHAR NAVODAYA VIDYALAYA, PATHANAMTHITTA

SUPERVISOR: Mrs. ROSAN JACOB (P.G.T PHYSICS)

Page 1
JNV Pathanamthitta AISSCE 2019-20

JAWAHAR NAVODAYA VIDYALAYA

PATHANAMTHITTA

Physics
Records of Project Work
Certificate
I do hereby certify that this project report on LOGIC GATES is a
bonafide project work done by Ashwin Saji of Class XII during
the period 2019-20 with registration number__________
under my guidance and supervision.
Supervisor: Mrs. Rosan Jacob Signature:
P.G.T Physics
JNV Pathanamthitta
Principal: Mr. Nandakumar R.G Signature:
JNV Pathanamthitta
Examiner: Signature:

Page 2
JNV Pathanamthitta AISSCE 2019-20

ACKNOWLEDGMENT
Experience of a person is attained by the help of many persons who
finds pleasure not only in taking but also in giving. If words are
considered as symbols of approval and token of acknowledgment, then
they no doubt, blaze the gratitude and I take the opportunity for that.

First, I lift my grateful heart to the almighty god, who makes impossible
the possible. I must and do thank God almighty from the depth of my
heart, being with me assuring hope, confidence and courage to get the
task accomplished in time.

I express my profound gratitude and obligations to our principal, Shri. R

G Nandakumar Sir and to our Vice-Principal, Smt. Mary Janet Daisy
Madam for providing facilities to carry out the project successfully.

I am very much obliged to Mrs. Rosan Jacob (P.G.T Physics) and Mr.
Ramesh Kumar (Lab Attendant) for giving their valuable suggestions
and guidance at every stage of my project work, it was very much
needed for successful completion of this project.

I am greatly indebted to my friends, my parents, teachers and everyone

who helped me in one way or the other towards the completion of this
project.

Page 3
JNV Pathanamthitta AISSCE 2019-20

Contents

 OBJECTIVE

 MATERIALS REQUIRED

 INTRODUCTION

 THEORY

 EXPERIMENTAL PROCEDURE

 OBSERVATION

 CONCLUSION

 PRECAUTION

 BIBLIOGRAPHY

Page 4
JNV Pathanamthitta AISSCE 2019-20

OBJECTIVE
To design AND, OR and NOT gates logically using all the apparatus given
in the project.

MATERIALS REQUIRED
1. Diodes

2. Transistor

3. Resistor

4. 6V battery

5. LED

Page 5
JNV Pathanamthitta AISSCE 2019-20

INTRODUCTION
Signals are of two types; analog and digital. Analog signals are
continuously varying signals. Digital signals have only two states; high
and low, 1 and 0 or ON and OFF. Logic gates are digital circuits. Digital
electronics or digital (electronic) circuits, represents signals by discrete
bands of analog level rather than by a continuous range. All levels within
a band represent the same signal states. An advantage of digital circuits
when compare to analog circuits is that signals represented digitally can
be transmitted without degradation due to noise. For example; a
continuous audio signal transmitted as a sequence of 1s or 0s can be
reconstructed without error, provided the noise picked up in a
transmission is not enough to prevent identification of the 1s or 0s. An
hour of music can be stored on a compact disc using about 6 billion
binary digits. A digital circuit is often constructed from small electronic
circuits called logic gates that can be used to create combinational logic.
Each logic gates is representing a function of Boolean logic. A logic gate
is an arrangement of electrically controlled switches better known as
transmitters. The output of a logic gate is an electrical flow or voltage
that can intern control more logic gate. Logic gates use the fewest
number of transistors in order to reduce the size, power, power
consumption and cost and increase their reliability. Integrated is the
least expensive way to make logic gates large volumes. Integrated
circuits are usually designed by engineers using electronic design,
automation software.
Page 6
JNV Pathanamthitta AISSCE 2019-20

THEORY
A logic gate is a digital circuit that follows a certain logic relationship
between the input and output voltage. It is convenient to represent input
by the letters of English alphabets in capital letter (A,B,C) and output by
the letter y. the function of the logic gates is either represented by a
truth table or by a Boolean expression. There are 3 basic gates; they are
AND, NOT, OR gates.

The 3 basic gates are now a day represented using different

mathematical symbols also. The AND gate is represented by (.)Dot and
the Boolean expression is A.B=Y. The OR gate is represented by the
symbol (+) plus and the Boolean expression is represented by A+B=Y.

Finally the NOT gates represented by the symbols (-) and the Boolean
expression is represented by A-B=Y.

Page 7
JNV Pathanamthitta AISSCE 2019-20

EXPERIMENTAL PROCEDURE
1. AND gate:

In an AND the connections are made as shown in the diagram. It is a

device which has two or more inputs and outputs. The AND gates
generally consists of two ideal p-n junction diodes D1 and D2. The
resistance R is connected to the positive terminal of 5V battery
permanently. The output Y is voltage at C with respect to earth.

Operation of AND gate:

a) When both A and B are connected to earth both the diode get
forward biased and conduct. Due to the voltage drop across a
resistor, the output Y is 0.
b) When A is earthed and B is connected to the positive terminal of
battery 5V, then the output Y will be 0.
c) When B is earthed and A is connected to the positive end of the
battery, then the output Y will be 0.
d) When both A and B are connected to the positive end of the battery,
then the output is 1.
2. OR gate:

The OR gate is a device that has two or more inputs and one outputs. It is
identified by the electronic circuit, consisting of two ideal p-n junction
diodes D1 and D2. Here the negative terminal of the battery is grounded

Page 8
JNV Pathanamthitta AISSCE 2019-20
and corresponding to zero level, and the positive terminal of the battery
corresponds to 1 level.

Operation of OR gate:

a) When both A and B are earthed both the diodes do not conduct,
hence the output is 0.
b) When A is connected to earth and B is connected to the end of the
battery 5V then the output is 1.
c) When A is connected to the positive end of the terminal and B is
earthed, then the output is 1.
d) When both A and B are connected to the positive end of the battery
then the output is 1.
3. NOT gate:

It is a device that has only output and an input. A NOT gate cannot be
realized by using diodes. It can be identified by using a transistor.

Operation of NOT gate:

a) When A is earthed, the base of the transistor also gets earthed.

Here base emitter is forward biased and the junction of the
transistor is reverse biased, hence the output is 1.
b) When A is connected to positive terminal of the 5V battery.The
base emitter junction gets forward biased. The voltage at c is 0.
Therefore the output Y is 0.

Page 9
JNV Pathanamthitta AISSCE 2019-20

OBSERVATION
1. AND GATE

Truth table
OUTPUT
INPUT A INPUT B Y=A.B
0 0 0
0 1 0
1 0 0

1 1 1
2. OR GATE

Page 10
JNV Pathanamthitta AISSCE 2019-20
Truth Table

OUTPUT
INPUT A INPUT B Y=A.B
0 0 0
0 1 0
1 0 0

1 1 1
3. NOT GATE

Truth Table

A B

0 1
1 0

Page 11
JNV Pathanamthitta AISSCE 2019-20

OR GATE

AND GATE

NOT GATE

Page 12
JNV Pathanamthitta AISSCE 2019-20

Conclusion

The three basic logic gates are designed corresponding truth tables are

obtained.

Page 13
JNV Pathanamthitta AISSCE 2019-20

Precautions

1. All connection should be neat, clean and tight.

2. The values of resistance should be proper.

Page 14
JNV Pathanamthitta AISSCE 2019-20

Bibliography

1. Physics text book of class XII (part-II)

2. Physics practical text book for class XII

3. www.google.com

4. www.physics4u.com

5. www.cbsemeritnation.com

6. www.ncert.com

Page 15
JNV Pathanamthitta AISSCE 2019-20

Page 16