Professional Documents
Culture Documents
MST776-I Mstar PDF
MST776-I Mstar PDF
MST776-I Mstar PDF
FEATURES
n Video Decoder n Video Processing
Ÿ Supports NTSC, PAL and SECAM video input Ÿ 2-D video de-interlacer
formats Ÿ Edge-oriented adaptive algorithm for smooth
Ÿ 2D NTSC and PAL comb-filter for Y/C low-angle edges
separation of CVBS input Ÿ PIP/POP with programmable size and location,
Ÿ Multiple CVBS and S-video inputs supports multi-video applications
司
Ÿ Supports Closed-caption and V-chip Ÿ 3-D video noise reduction for SDTV and 2-D
公
Ÿ Built-in anti-aliasing filter for analog-front-end video noise reduction for HDTV input
Ÿ ACC, AGC, and DCGC (Digital Chroma Gain Ÿ Brightness, contrast, saturation, and hue
Control) adjustment
限
n Analog Input
有
Ÿ 9-tap programmable multi-purpose FIR (Finite
技
Ÿ Supports RGB input format from PC, Impulse Response) filter
科 m
camcorders and GPS Ÿ Differential 3-band peaking engine
o
Ÿ Supports YCbCr inputs from conventional video Ÿ Vertical peaking
source and HDTV
鑫 .c
Ÿ Luminance Transient Improvement (LTI)
Ÿ Supports video input 480i, 480p, 576i, 576p,
泉 n
Ÿ Chrominance Transient Improvement (CTI)
a
聚 u
720p, 1080i; RGB input resolution in 640x480, Ÿ Black Level Extension (BLE)
市
800x480, 800x600(SVGA), and 1024x768(XGA)
u q
Ÿ White Level Extension (WLE)
.j
Ÿ 3-channel low-power 10-bit ADCs integration Ÿ Favor Color Compensation (FCC)
圳
for YCbCr or CVBS or S-Video; ADC frequency
w
Ÿ 3-channel gamma curve adjustment
up to 86MHz
深 w
Ÿ Independent 6 color of saturation, hue, and
w
Ÿ 3-channel 8-bit ADC for navigator RGB input; brightness control
ADC frequency up to 86MHz n Digital PWM Controller
Ÿ Supports RGB composite sync input (CSYNC), Ÿ Integrated general purpose digital PWM
SOY, SOG, HSYNC, and VSYNC control loop
Ÿ On-chip clock synthesizer and PLL Ÿ Programmable startup operating frequency
Ÿ Auto-position adjustment, auto-phase and period with output voltage regulation
adjustment, auto-gain adjustment, and Ÿ Programmable output current regulation;
auto-mode detection 40KHz~70KHz switching frequency, sync. to
n Digital Video Input HSYNC possible
Ÿ Supports ITU-R BT.656 digital video input and Ÿ Burst-mode or continuous-mode for output
progressive ITU-R BT.656 compatible input current regulation; 150Hz~300Hz burst-mode
format frequency, sync. to VSYNC possible
Ÿ Supports ITU-R BT.601 8/16-bit digital video Ÿ Programmable protection level for input
input voltage and fault detection
Ÿ Supports digital 666/888 input n LVDS/TTL Panel Interface
n Digital/Analog Output Ÿ Supports up to 8-bit single link LVDS
Ÿ 3-channel low-power 8-bit DAC for RGB output, Ÿ Supports up to 8-bit TTL panel output with
dynamic range 0.1-4.9 V TCON
Ÿ Supports digital panels up to 800x480,800x600
(SVGA), 960x540(QHD) and 1366x768(WXGA)
有
anti-flicker filter interface
Ÿ One video display path of 720x576 with H/V Ÿ Supports 1Mbx16 embedded SDR DRAM
scaling from 0.5 to 2
技
Ÿ Spread spectrum clocks
n Miscellaneous
科 m
Ÿ Optional 3.3V/5V TCON pads with
o
鑫 .c
Ÿ Built-in MCU programmable driving current
泉 n
Ÿ I2C bus interface for configuration setup Ÿ 216-pin LQFP package
BLOCK DIAGRAM 聚 u a
市 u q
圳 .j
深 ww
Digital RGB PIP/
Gamma
BT.656/601 ADC POP
w
Table
RGB Overlay
YPbPr TCON
Video Graphics To LCD
Y/C ADC Scaler
Decoder OSD VCOM Panel
CVBS
8M bytes Feedback
SDRAM Voltage
Micro- PWM
Controller Step-Down
Back-light
TV / Cable Signal TV Tuner
司
Invertor
Video
公
Additional CVBS Decoder
DVD / VCD S-Video Signal
限
有
RGB ADC WVGA TFT Panel
Navigator TCON
800x480
聚 u a
2MB SDRAM
市 2MB SDRAM
u q
圳 w .j
深 w
GENERAL DESCRIPTION
w
The MST776-I is a high quality ASIC for Car TV and portable DVD player applications. It receives analog
NTSC/PAL/SECAM CVBS and S-Video inputs from TV tuners, DVD or VCR sources, including weak and distorted
signals, as well as analog RGB input from GPS systems. Automatic gain control (AGC) and 10-bit 3-channel
A/D converters provide high resolution video quantization. With automatic video source and mode detection,
users can easily switch and adjust variety of signal sources. Multiple internal adaptive PLLs precisely extract
pixel clock from video source and perform sharp color demodulation. PIP/POP is provided for multimedia
applications. Built-in line-buffer supports adaptive 2-D comb-filter, 2-D sharpening, and synchronization
stabler in a condensed manner. The output format of MST776-I supports 8-bit TTL or LVDS digital TFT-LCD
modules.
VI_DATA[10]
VI_DATA[11]
VI_DATA[12]
VI_DATA[13]
VI_DATA[14]
VI_DATA[15]
VI_DATA[16]
VI_DATA[17]
VI_DATA[18]
VI_DATA[19]
VI_DATA[20]
VI_DATA[21]
VI_DATA[22]
VI_DATA[23]
VD_HSYNCO
VD_VSYNCO
AVDD_MPLL
VI_DATA[6]
VI_DATA[7]
VI_DATA[8]
VI_DATA[9]
MDATA[15]
MDATA[14]
MDATA[13]
MDATA[12]
MDATA[10]
MDATA[11]
HSYNCIN2
VSYNCIN2
MDATA[9]
MDATA[8]
MDATA[7]
MDATA[5]
MDATA[4]
MDATA[3]
MDATA[6]
MDATA[2]
MDATA[1]
MDATA[0]
VD_CLKO
VI_CLKIN
AVDD_MI
VDDP_33
VDDP_33
DQM[1]
DQM[0]
VDDC
VDDC
GND
GND
WEZ
GND
XIN
FB
216
215
214
213
212
211
210
209
208
207
206
205
204
203
202
201
200
199
198
197
196
195
194
193
192
191
190
189
188
187
186
185
184
183
182
181
180
179
178
177
176
175
174
173
172
171
170
169
168
167
166
165
164
163
XOUT 1 162 CASZ
GND 2 161 RASZ
VD[5] 3 Pin 1 160 CSZ
VD[4] 4 159 MCLK
VD[3] 5 158 MCLKE
VD[2] 6 157 BADR[0]
VD[1] 7 156 BADR[1]
VD[0] 8 155 MADR[3]
HSYNCIN1 9 154 MADR[2]
VSYNCIN1 10 153 GND
VCLAMP 11 152 VDDP_33
REFP 12 151 MADR[1]
REFM 13 150 MADR[0]
AVDD_33 14 149 MADR[10]
GND 15 148 MADR[11]
BINP 16 147 MADR[9]
SOGIN 17 146 MADR[8]
GINP 18 145 MADR[7]
RINP 19 144 MADR[6]
PBINP 20 143 MADR[5]
SOY 21 142 MADR[4]
YINP 22 141 DACR
YINM 23 140 DACG
PRINP 24 139 AVDD_DAC
PRINM 25 138 DACB
C1INP 26 137 GND
XXXXX
XXXXXXXX
MST776-I
HWRESET
SPI_SDO
VDDC
LHSYNC
SDA
LVSYNC
FB2_DPWM
FB1_DPWM
VIN
AVDD_DPWM
SAR_IN
UART1_RX
SPI_SCZ
UART1_TX
GND
GND
GND
CS
GND
DTCON[0]
BOUT[0]
BOUT[3]
BOUT[4]
BOUT[1]
BOUT[2]
BOUT[5]
BOUT[6]
VDDP50_TP
SPI_SCK
LCK
WAKEUP
SCL
Q2
SAR3
SAR2
SAR1
SAR0
TP_X1
TP_Y1
TP_X2
TP_Y2
VDDP_33
SPI_SDI
VDDP_33
VDDP_50
GPIO_P01
GPIO_P02
GPIO_P03
GPIO_P04
GPIO_P05
GPIO_P06
GPIO_P00
LDE
PIN DESCRIPTION
MCU Interface
Pin Name Pin Type Function Pin
SAR3 Analog Input SAR Low Speed ADC Input 3 61
SAR2 Analog Input SAR Low Speed ADC Input 2 62
SAR1 Analog Input SAR Low Speed ADC Input 1 63
SAR0 Analog Input SAR Low Speed ADC Input 0
司 64
SAR_IN Analog Input SAR Low Speed ADC Input for Keypad
公 66
SPI_SCK Output SPI Flash Serial Clock
限 81
SPI_SDI Output SPI Flash Data Input
有 82
SPI_SDO Input w/ 5V-tolerant
技
SPI Flash Data Output 83
SPI_SCZ Output
科
SPI Flash Chip Select
om
84
GPIO_P00-GPIO_P06 I/O w/ 5V-tolerant
鑫 .c
General Purpose Input/Output; 4mA driving 87-93
泉
strength
a n
INT Input
聚 External Interrupt Input
u 73
市 uq
CS Input w/ 5V-tolerant 3-Wire Serial Bus Chip Select; active high 77
SCL
圳
Input w/ 5V-tolerant
. j
3-Wire Serial Bus Clock Input 78
SDA
深
I/O w/ 5V-tolerant
w w
3-Wire Serial Bus Data; 4mA driving strength 79
HWRESET Schmitt Trigger Input
w/ 5V-tolerant w Hardware Reset; active high 80
. c
VSYNCIN1 Schmitt Trigger Input VSYNC
泉 a n 10
聚 u
w/ 5V-tolerant
HSYNCIN2
市 q
Schmitt Trigger Input HSYNC for YPbPr/Digital RGB Input 2 206
w/ 5V-tolerant
圳 . ju
VSYNCIN2
深
w/ 5V-tolerant
w w
Schmitt Trigger Input VSYNC for YPbPr/Digital RGB Input 2 207
FB
w
Schmitt Trigger Input Fast Blank for GPS RGB Input
w/ 5V-tolerant
208
VD_HSYNCO Output Video Decoder Horizontal Sync Output for GPS 210
Synchronization
VD_VSYNCO Output Video Decoder Vertical Sync Output for GPS 211
Synchronization
VD_CLKO Output Video Decoder Display Clock Output for GPS 209
Synchronization
REFP_DAC DAC Top Reference Voltage Decoupling Cap. 1uF to Ground 135
REFM_DAC DAC Bottom Reference Voltage Decoupling Cap. 1uF to 136
Ground
DACB Analog Output Analog Video B Channel Output 138
DACG Analog Output Analog Video G Channel Output 140
DACR Analog Output Analog Video R Channel Output 141
司
Resistor
公
GOUT[7:0] Output w/ Pull-down Green Channel Output 119, 118,
Resistor 115-110
BOUT[7:0] Output w/ Pull-down Blue Channel Output; programmable 限 109-102
Resistor
有
DTCON[0] Output TCON Output
技 101
LCK Output w/ Pull-down
科
LCD Output Clock; 6mA driving strength
om
97
Resistor
鑫 . c
LVSYNC Output
泉 a
LCD VSYNC; 6mA driving strength
n 96
LHSYNC Output
聚 u
LCD HSYNC; 6mA driving strength
q
95
LDE Output
市 ju
Display Enable Output 94
圳 w .
深
Digital PWM Interface
w
Pin Name
QOR
Pin Type
Output
w
Function
Combined DPWM Output 1 and 2
Pin
53
Q1 Output DPWM Output 1 54
Q2 Output DPWM Output 2 55
FB2_DPWM Analog Input Input for 2nd Feedback Loop 57
FB1_DPWM Analog Input Input for 1st Feedback Loop 58
VIN Analog Input System Input Voltage Detection 59
司
CSBST Analog Input Boost Converter Current Sense 50
公
BOOSTON Analog Output Boost Converter On/Off Switch Control 51
限
FBBST Analog Input Boost Converter Output Voltage Feedback 52
DRAM Interface 有
技
科 m
Pin Name Pin Type Function Pin
BADR[1:0] Output
鑫
DRAM Memory Bank Address
.c o 156, 157
泉 n
CASZ Output Column Address Strobe; active low 162
DQM[1:0] Output
聚 u a
Data Mask for Low Byte; active high 175, 174
DQS[3:0] I/O
市
Data Strobe
u q
MADR[11:0] Output
圳
DRAM Memory Address
深
155, 154, 151, 150
MCLK
MCLKE
Output
Output w w
DRAM Memory Positive Differential Clock
DRAM Memory Clock Enable
159
158
UART Interface
Pin Name Pin Type Function Pin
UART1_RX Input w/5V-tolerant Universal Asynchronous Receiver 1 85
UART1_TX I/O w/5V-tolerant Universal Asynchronous Transmitter 1 86
VCOM Interface
Pin Name Pin Type Function
司 Pin
VCOM_AC Analog Output
公
Reference AC Voltage Output for Common Amplifier 133
VCOM_DC Analog Output
限
Reference DC Voltage Output for Common Amplifier 134
有
Misc. Interface
技
Pin Name Pin Type Function
科 om
Pin
XIN Analog Input
鑫
Crystal Oscillator Input
. c 216
泉 n
ua
XOUT Analog Output Crystal Oscillator Output 1
WAKEUP Input 聚 Device Wake Up
q
72
市 u
Power Pins 圳 w .j
Pin Name 深
Pin Type
wFunction Pin
AVDD_33
AVDD_18
3.3V Power
1.8V Power
w Analog Power
Analog Power
14, 32
34
AVDD_PWM 5V Power Analog PWM Power 36
AVDD_DPWM 3.3V Power DPWM Power 60
AVDD_LPLL 3.3V Power LPLL Power 128
AVDD_DAC 5V Power DAC Power 139
AVDD_MI 3.3V Power Memory Power 164
AVDD_MPLL 3.3V Power MPLL Power 215
VDDC 1.8V Power Digital Core Power 74, 130, 198, 212
VDDP50_PWM 5V Power PWM Power 41, 47
VDDP50_TP 5V Power Touch Panel Power 71
VDDP_50 3.3V/5V Power Digital Input/Output Power for TCON 100
VDDP_33 3.3V Power Digital Input/Output Power 76, 99, 117, 152, 179,
214
GND Ground Ground 2, 15, 33, 37, 43, 49, 56,
65, 75, 98, 116, 129,
131, 132, 137, 153, 165,
197, 213
ELECTRICAL SPECIFICATIONS
Analog Interface Characteristics
Parameter MST776-I Unit
Min Typ Max
Resolution 10 Bits
ANALOG INPUT
Maximum 1.5
限 V p-p
SWITCHING PERFORMANCE
技
Maximum Conversion Rate
科 86
o m MSPS
.c
MSPS
聚 u
Minimum PLL Clock Rate 10 MHz
市 uq
PLL Jitter TBD ps p-p
圳 w .j 15 ps/°C
深
DIGITAL INPUTS
0.8
V
Input Capacitance 5 pF
DIGITAL OUTPUTS
.c
TBD °C/W
泉 n
Natural Conversion
a
Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a
聚 u
stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for
q
市
extended periods may affect device reliability.
ORDERING GUIDE
圳 .j u
MARKING INFORMATION
ww
MST776-I
深
Model Temperature Package Package
Part Number
Range Description Option
MST776-I
MST776-I-LF
-40°C to +85°C
-40°C to +85°C
LQFP
LQFP
w216
216
Lot Number
Operation Code A
DISCLAIMER
MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE
TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. NO
RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION
OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY
LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.
Electrostatic charges accumulate on both test equipment and human body and can discharge
without detection. MST776-I comes with ESD protection circuitry; however, the device may be
permanently damaged when subjected to high energy discharges. The device should be handled
with proper ESD precautions to prevent malfunction and performance degradation.
REVISION HISTORY
Document Description Date
MST776-I_pb_v01 Ÿ Initial release Nov 2007
MECHANICAL DIMENSIONS
D1 A
A2
A1
司
公
限
有
技
科 m
E1
E
鑫 .c o
泉 a n
聚 q u
市 u
圳 w .j
深 w
L1
w c
Gauge Plane
θ
0.25mm
Seating Plane
b e
L