TEST PROJECT

ELECTRONICS
WSC2015_TP16_actual
Submitted by:
Name: Bong Soo, Kim
Member country/region: Korea

WSC2015_TP16
CONTENTS
This Test Project proposal consists of the following documentation and files:
1. TP16_43BR_EN.doc
2. TP16_43BR_KR_01_EN.pdf: Schematic

INTRODUCTION
This Hardware Design Project will access each Competitor’s skill and capacity.
1. Competitor can design a circuit of product based on the given drawing and instruction.
2. Competitor can design Printed Circuit Board using Altium Designer CAD tool.
3. Competitor can complete his product with enough functions.

DESCRIPTION OF PROJECT AND TASKS

(a) Circuit Design and Schematic Capture (Time limit: 2.5 hrs, 1st day)
You are to complete four designs. Please complete the designs according to the requirements. Use only
components from the parts list for your designs. You may not need all the components in the parts list.
Competitors can’t use simulation tool.
Competitors can read component data sheet that is provided with only personal computer which contains Data
sheet pack. The data sheet pack should be provided by Competition Organizer. The hard copies brought by
Competitor can’t be used, but Competitors can read the hard copies provided with Competition Organizer.
When you have completed your designs you are to submit your answers on the provided Answer Sheets (Pages
16 to 19) to the Expert. You cannot do this until the 1st hour has passed. You will then be given the schematic
solution for schematic entry into Altium. You cannot start your PCB design in this phase of the Test Project.
(b) Design of Printed Circuit Board (Time limit: 2.5 hrs)
• Design printed circuit board of PCB using Altium Designer CAD tool.
• Complete the designs, save PCB Gerber file in the Network Drive
• Please use track widths of 0.3mm (0.012mil) minimum for signal and 0.5mm (0.020mil) minimum for power
and a clearance of 0.3mm (0.012mil) minimum
• Board dimension of 100 x 160 +/- 0.2mm is to be used
• There will not be any additional Rub Out added during the manufacturing process
• There must not be any country/competitor indication on the PCB.
• You are to place the components as shown in Figure 2 (Page 20).
(c) Build and Test Hardware design project (Time limit: 2.0 Hr)
• Assemble PCB, and check its operation.
• Completing the project, submit all the product and documents.

Version: 1.1
WSC2015_TP16_actual 2 of 17
Date: 12.08.15
INSTRUCTIONS TO THE COMPETITOR
This circuit embodies an Elevator (Lift) for 10 floors. The 7-segment Display and LEDs shows the floor the
elevator is on – Zero for Ground Floor and 9 for 9th Floor. The floor you want to go is selected by Push Button
Switch, LEDs will light up in sequence from the current floor to the selected floor at a speed of 1Hz.
If the selected floor is higher than the current floor, the 7-segment will count up. If selected floor is lower than
the current floor, the 7-segment will count down.

Figure 1. Block diagram for Elevator

DESIGN #1
With reference to the Block Diagram in Figure 1, you are to design the 10-input Encoder according to Table 1.
You are to use the following components only:
• 4532 IC x1
• 1N4148 diode x2
• CD4071 x1
• Resistor(s)

Version: 1.1
WSC2015_TP16_actual 3 of 17
Date: 12.08.15
 SW Q0 Q1 Q2 Q3
if SW1 is
0 0 0 0
pressed
if SW2 is
1 0 0 0
pressed
if SW3 is
0 1 0 0
pressed
if SW4 is
1 1 0 0
pressed
if SW5 is
0 0 1 0
pressed
if SW6 is
1 0 1 0
pressed
if SW7 is
0 1 1 0
pressed
if SW8 is
1 1 1 0
pressed
if SW9 is
0 0 0 1
pressed
if SW10 is
1 0 0 1
pressed

Version: 1.1
WSC2015_TP16_actual 4 of 17
Date: 12.08.15
 Version: 1.1
WSC2015_TP16_actual 5 of 17
Date: 12.08.15
DESIGN #2
Using a NE555 astable multi-vibrator, design a Pulse Generator to obtain a 1 Hz signal output

Determine the values of R13, R14 and C2 according to a formula,

T = 0.693 ((R13 + 2R14)C2 )

DESIGN #3
With reference to the Block Diagram in Figure 1, design a Latch circuit by using 4069(1EA) and JK flip-flop
4027(2EA).

Version: 1.1
WSC2015_TP16_actual 6 of 17
Date: 12.08.15
4069

Version: 1.1
WSC2015_TP16_actual 7 of 17
Date: 12.08.15
4027

Version: 1.1
WSC2015_TP16_actual 8 of 17
Date: 12.08.15
DESIGN #4
With reference to the Block Diagram in Figure 1, use a 74LS85 Comparator IC (1EA) and a 4510 UP / DOWN
COUNT IC, such that it will count up if the floor which is pressed is higher than the current floor and count
down if the pressed is lower.

4510

7485

Version: 1.1
WSC2015_TP16_actual 9 of 17
Date: 12.08.15
7485

Version: 1.1
WSC2015_TP16_actual 10 of 17
Date: 12.08.15
PARTS LIST
Item Parts name Parts value(Model) Qt’y Remarks
1 IC-CMOS CD4532,DIP-16 1
2 IC-CMOS 4027,DIP-16 2
3 IC- CMOS 4069, SMD-14 1
4 IC- CMOS CD4071, DIP-14 1
5 IC- CMOS 4510,DIP-16 1
6 IC- CMOS 4028, DIP-16 1
7 IC-CMOS 4511, DIP-16 1
8 IC-TTL 74LS85, DIP-16 1
9 IC-Timer NE555, SMD-8 1
10 7-Segment FND500 1
11 Resistor 330Ω, 1/4W 2
12 Resistor 3.9K, 1/4W 2
13 Resistor 4.7K, 1/4W 1
14 Resistor 10K, 1/4W 1
15 Resistor 56K, 1/4W 1
16 Resistor 100K, 1/4W 1
17 Resistor Network 1K, 5-pin 1
18 Resistor Network 1K, 7-pin 1
19 Diode for Switching 1N4148 2
20 Capacitor for Electric 10uF/16V 1
21 Tact Switch TS-1105 10
22 Light Emitting Diode 333HD(Red) 10
23 IC Socket DIP-14 1
24 IC Socket DIP-16 7
25 Terminal Block CLL5.08-2P 1

Version: 1.1
WSC2015_TP16_actual 11 of 17
Date: 12.08.15
Answer Sheet
DESIGN #1 - ENCODER

Competitor Country Competitor No Approval by expert

Version: 1.1
WSC2015_TP16_actual 12 of 17
Date: 12.08.15
ANSWER SHEET
DESIGN #2 – PULSE GENERATOR

Competitor Country Competitor No Approval by expert

R13 R14 C2

Version: 1.1
WSC2015_TP16_actual 13 of 17
Date: 12.08.15
ANSWER SHEET
DESIGN #3 - LATCH

Competitor Country Competitor No Approval by expert

Version: 1.1
WSC2015_TP16_actual 14 of 17
Date: 12.08.15
ANSWER SHEET
DESIGN #4 - BCD UP/DOWN COUNTER AND COMPARATOR

Competitor Country Competitor No Approval by expert

Figure 2

Version: 1.1
WSC2015_TP16_actual 15 of 17
Date: 12.08.15
OVERALL SCHEMATICS

+5V U2A

9
+5V +5V 4027
SW1 U1 10 SET 15
J Q A
10 16
D0 VDD
SW-PB 11 13
D1 CLK
12 9 Q0
SW2 D2 Q0
13 7 Q1 11 14
D3 Q1 K RST Q
1 6 Q2
D4 Q2
SW-PB 2
D5

12
3
SW3 D6
4 14
D7 GS
SW-PB 5 15
EI EO
SW4 8 U2B
GND

7
4027
SW-PB 4532 6 SET 1
J Q B
SW5 3
CLK
SW-PB 5 2
K RST Q
SW6

4
SW-PB
SW7 U3A

9
4027
SW-PB 10 SET 15
J Q C
SW8 13
CLK
SW-PB 11 14
K RST Q
SW9

12
SW-PB
SW10
U3B

7
SW-PB 4027
6 SET 1
J Q D
3
CLK
5 2
K RST Q

4
Version: 1.1
WSC2015_TP16_actual 16 of 17
Date: 12.08.15
OVERALL SCHEMATICS

+5V +5V

U9
5 16
LE VDD
4
BI
3 FND1
LT
13 7 3
a a A
7 12 6 8
A b b A
1 11 4 LED1
B c c
2 10 2
C d d
6 9 1
D e e R11
15 9
f f 330
8 14 10 LED2
GND g g
5
DP
4511 +5V
Dpy Blue-CA U8
16 LED3
VDD
+5V 3
Q0
14
Q1
P1 2 LED4
Q2
1 10 15
A Q3
13 1
B Q4
2 12 6
C Q5
11 7 LED5
D Q6
CON2 4
Q7
9
Q8
+5V 8 5
VSS Q9
U6 LED6
10 16 4028
A0 VDD
12
A1
13 +5V
A2
15 U7 LED7
A3
15 16
CLK VDD
+5V +5V 4 5 1
A>Bin A>Bout PSE
3 6 5 7
A=Bin A=Bout CI CO
2 7 10 LED8
A<Bin A<Bout U/D
9
R13 RST
9
A B0
11 4 6
B B1 P1 Q1
14 12 11 LED9
C B2 P2 Q2
1 13 14
D B3 P3 Q3
U10 NE555N 3 2
P4 Q4
7 8 8
DISC VCC GND
8 LED10
R14 GND
74LS85
6 4510
THR
3
OUT R12
2
TRIG 330
RST

1
GND
C2
4

Version: 1.1
WSC2015_TP16_actual 17 of 17
Date: 12.08.15