11/16/2017 DIGITAL BASIC - 1.

2 : DIGITAL ARITHMETIC |VLSI Concepts

Content VLSI BASIC MoreSTA Next

& SIBlog»Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting

Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

VLSI Concepts
Translate page

Select Language

An online information center for all who have Interest in Semiconductor Industry.

Search This Blog ASIC Verification

Search

Index

Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6 Chapter7 Chapter8

STA & SI
Introduction Static Timing Analysis Clock Advance STA Signal Integrity EDA Tools Timing Models Other Topics

Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6

Extraction &
DFM Introductio Parasitic Interconnect Corner (RC Manufacturing Effects and Their Dielectric Process Other
n Corner) Modeling Layer Variation Topic Register Now

Featured Post
Saturday, December 7, 2013

"Fresher" become
DIGITAL BASIC - 1.2 : DIGITAL ARITHMETIC 3Ps (Passion, Pati

The Journey from Fres

easy as everyone think
suggest to students/ca
Chapter1 Chapter2 Chapter3 Chapter4
Index Digital CMOS
Semiconductor Background
Background Processing
Vlsi ex
Like

1.1 1.2 1.3a 1.3b 1.4 1.5 1.6

Number Digital Logic Logic Combinational Multiplex Be the first of your f
System Arithmetic Gates Gates Circuits (MUX)

Binary Arithmetic

Below are the basics which most of us know very well. But still for reference point of view I have mentioned everything
into a table followed by examples.

Binary addition Binary subtraction Binary multiplication Binary Division

0+ 0 =0 0–0=0 0x1=0 0÷1=0
0 + 1 =1 1–0=1 1x0=0 1÷1=1
1+0=1 1–1=0 0x0=0 VLSI EXPERT (v
google.com/+Vlsi-e
1 + 1 = 10 0 – 1 = 10 1x1=1
1 in (10) is Carry bit 1 in (10) is Borrow bit Bridging Gap Betw
Acdamia and Indu
Carry it to the next Carries from to the next
higher order column higher order column Follow

307 followers

Total Pageviews

5,399,585

Subscribe To VLSI EXP

http://www.vlsi-expert.com/2013/12/digital-basic-12-digital-arithmetic.html 1/5
11/16/2017 DIGITAL BASIC - 1.2 : DIGITAL ARITHMETIC |VLSI Concepts
Posts
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
Comments
Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

Edusaksham
VLSI - Self...
INR 5,750.00

Shop now

Edusaksham
VLSI - Static...
INR 2,300.00

Shop now

Popular Posts

"Timing Paths" : Sta

Timing Analysis (ST
basic (Part 1)

Basic of Timing
Hexadecimal Arithmetic Analysis in Physical
Design

Hex addition rule Subtraction "Setup and Hold Tim

: Static Timing Analy
F + 1 = 10 10 – 1 = F (STA) basic (Part 3a
F + F = 1E A–1=9
"Setup and Hold Tim
F + F + 1 = 1F Violation" : Static
1+1=2 Timing Analysis (ST
basic (Part 3b)
9+1=A
Delay - "Wire Load
Model" : Static Timin
Hexadecimal Arithmetic (Best Way) Analysis (STA) basic
Best way to do hexadecimal arithmetic (Subtraction | Addition | Multiplication |Division) is – (Part 4c)

First convert the number into decimal equivalents "Examples Of Setup

and Hold time" : Sta
Perform the operation Timing Analysis (ST
basic (Part 3c)
Convert back from decimal to hexadecimal
Delay - "Interconnec
Note: Above method can be used for any number system. Delay Models" : Sta
Timing Analysis (ST
basic (Part 4b)

"Time Borrowing" :
Static Timing Analys
(STA) basic (Part 2)

5 Steps to Crack VL
Interview

10 Ways to fix SETU

and HOLD violation
Static Timing Analys
(STA) Basic (Part-8)

Recent Visitors

http://www.vlsi-expert.com/2013/12/digital-basic-12-digital-arithmetic.html 2/5
11/16/2017 DIGITAL BASIC - 1.2 : DIGITAL ARITHMETIC |VLSI Concepts
Live Traffic Feed
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
A visitor from San
BCDLectures
Addition VLSI Industry: Insight Francisco, Californ
Video Recommended Book About Us Assessment
arrived from googl
There is a difference in binary addition and BCD addition. In binary maximum possible number is 1111 but in BCD, it is and viewed "Maxim
Clock Frequency :
1001. When the binary sum is equal to or less than 1001 (without a carry), corresponding BCD digit is correct. However, Timing Analysis (S
when binary sum is greater than or equal to 1010, the result is an invalid BCD digit. The addition of 6 = (0110)2 to the A visitor
basic (Partfrom
5b) |VL
binary sum converts it to the correct digit & also produces a carry as required. This is because the difference between a Schenectady,
Concepts" 33 New secs
arrived from googl
carry in the most significant bit position of the binary sum & a decimal carry differ by 16 - 10 = 6
and viewed "Dishin
Erosion (CMP) |VL
Example 6: Add 184 & 576 in BCD A visitor from Ban
Concepts" 58 secs
Karnataka arrived f
vlsi-expert.com and
BCD carry 1 1 viewed ""Example
Setup and Hold tim
0001 1000 0100 184 Static Timing Anal
A visitor
(STA) from
basic Taip
(Part 3
+0101 0111 0110 +576 pei arrived
|VLSI from vl1
Concepts"
Binary sum 0111 10000 1010 expert.com
ago and vie
""Examples Of Set
Add 6 0110 0110 Hold time" : Static
Timing Analysis (S
BCD sum 0111 0110 0000 760 A visitor
basic (Partfrom
3c) Irvin
|VL
California
Concepts" arrived
1 min agf
google.co.in and vi
"VLSI Concepts: A
Boolean properties 2012"
A visitor
2 mins
fromagoMum
Maharashtra viewe
"VLSI Concepts" 5
AND function X. 0 = 0 ago
A visitor from Japa
0. X = 0 arrived from googl
X. 1 = X and viewed ""Setup
Hold Time" : Static
1. X = X
Timing Analysis (S
OR function X+0=X A visitor
basic (Partfrom
3a) Unit|VL
0+X=X States
Concepts" arrived
8 minsfroma
expert.com and vie
X+1=1 "Fixing Setup and
1+X=1 Violation : Static T
Commutative laws x. y = y. x Analysis (STA) Ba
A
Partvisitor from Hyd
6a) |VLSI Con
x+y=y+x
Andhra
9 mins ago Pradesh vie
Distributive laws x(y +z) = x.y + x.z "Blockage: Placem
x + y. z = ( x+y) (x + z) Routing In design |
Associative laws x(y.z) = (x. y) z Concepts"
A visitor from 9 mins Bana
Karnataka arrived f
x + ( y + z) = (x + y) +z
google.co.in and vi
Absorption laws x + xy = x "VLSI Concepts" 9
x(x + y) = x Real-time view · Get Feedjit

x + x'y = x+ y
x(x' + y) = xy
Demorgan’s laws (x + y)' = x'. y'
(x. y)' = x' + y'
Duality Principle x+x=x => x .x = x by duality Followers
x+1=1 => x. 0 = 0 by duality Followers (456) Next
x + xy = x => x(x + y) = x by duality
x + y = y + x => xy = yx by duality
x + (y+ z) = (x + y) + z => x(yz) = (xy)z by duality

Follow
You might also like:

Delay - "Wire Load Parasitic Face to Face

Model" : Static Interconnect Interview Pattern
Timing Analysis Corner (RC Corner)
(STA) ... - Part 1

Linkwithin

Posted by VLSI EXPERT at 2:35 PM

http://www.vlsi-expert.com/2013/12/digital-basic-12-digital-arithmetic.html 3/5
11/16/2017 DIGITAL BASIC - 1.2 : DIGITAL ARITHMETIC |VLSI Concepts
Reactions: Excellent (1) Good (4) Interesting (1) Need More (0)
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting

Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

3 comments:
chelsieanayas July 27, 2017 at 9:29 AM

Just a smile and the rain is gone Can hardly believe it, yeah. There's an angel standing next to me. Reaching for my heart Just a smile and there's no
way back .Can hardly believe it, yeah But there's an angel calling me. Reaching for my heart I know that I'll be okay now. This time, it's real I lay my
love on you It's all I wanna do Every time I breathe I feel brand new You open up my heart Show me all your love and walk right through As I lay my
love on you.
dumb ways to die
fireboy and watergirl 4

Reply

hotmail login October 17, 2017 at 1:09 PM

Thanks for sharing these useful information! This is really interesting information for me.

Reply

Mk Yaqoob October 30, 2017 at 12:10 PM

As a consequence of this law, if you want to change your life, you need to change your thoughts first.guarantor loans

Reply

Enter your comment...

Comment as: Select profile...

Publish Preview

Links to this post

Create a Link

Newer Post Home Older Post

Subscribe to: Post Comments (Atom)

Must Read Article

5 Steps to Crack VLSI VLSI BASIC DIGITAL BASIC - 1.1 : DIGITAL BASIC - 1.5 :
Interview NUMBER SYSTEM Multiplexer (MUX)

DIGITAL BASIC - 1.4 : Timing Arc "Timing Paths" : Static DIGITAL BASIC - 1.3 :
Combinational Circuits Timing Analysis (STA) LOGIC GATES (Part - a)
basic (Part 1)

Follow by Email

Email address... Submit

http://www.vlsi-expert.com/2013/12/digital-basic-12-digital-arithmetic.html 4/5
11/16/2017 DIGITAL BASIC - 1.2 : DIGITAL ARITHMETIC |VLSI Concepts

Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting

Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

Vlsi expert group. Simple theme. Powered by Blogger.

http://www.vlsi-expert.com/2013/12/digital-basic-12-digital-arithmetic.html 5/5