Scribd Logo
Upload

Welcome to Scribd!

  • 16 views

    Mul Architecture PDF

    Uploaded by

    Ananth G N
    The document describes a serial multiplier architecture that performs multiplication through a series of shift and add operations. It contains a shifter register and load register that are used to shift one of the operands and add it to the other operand over multiple cycles. One full multiplication using this serial architecture takes 17 cycles to complete.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Mul Architecture PDF

    Uploaded by

    Ananth G N
    16 views1 page
    The document describes a serial multiplier architecture that performs multiplication through a series of shift and add operations. It contains a shifter register and load register that are used to shift one of the operands and add it to the other operand over multiple cycles. One full multiplication using this serial architecture takes 17 cycles to complete.

    Original Description:

    Original Title

    mul_architecture.pdf

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document describes a serial multiplier architecture that performs multiplication through a series of shift and add operations. It contains a shifter register and load register that are used to shift one of the operands and add it to the other operand over multiple cycles. One full multiplication using this serial architecture takes 17 cycles to complete.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    16 views1 page

    Mul Architecture PDF

    Uploaded by

    Ananth G N
    The document describes a serial multiplier architecture that performs multiplication through a series of shift and add operations. It contains a shifter register and load register that are used to shift one of the operands and add it to the other operand over multiple cycles. One full multiplication using this serial architecture takes 17 cycles to complete.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 1

    Universität Dortmund

    SERIAL MULTIPLIER ARCHITECTURE


    IN A IN B

    SHIFTER REGISTER REGISTER

    SHIFT
    LOAD
    0 IDLE

    + RUN
    DONE

    CLEAR REGISTER

    ONE MULIPLICATION = 17 CYCLES !!!

    You might also like