Professional Documents
Culture Documents
22040a PDF
22040a PDF
25AA020A/25LC020A 25AA640A/25LC640A
25AA040A/25LC040A 25AA128/25LC128
25AA080A/25LC080A 25AA256/25LC256
25AA080B/25LC080B 25AA512/25LC512
25AA160A/25LC160A 25AA1024/25LC1024
25AA160B/25LC160B
† NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to
the device. This is a stress rating only and functional operation of the device at those or any other conditions
above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating
conditions for extended periods may affect device reliability.
Note: This is an overview of AC and DC Characteristics. Please refer to the device data sheet for production
specs.
CS
17 17
16 16
SCK
18 19
High-Impedance
SO n+2 n+1 n n n-1
Don’t Care 5
SI n+2 n+1 n n n-1
HOLD
CS 12
2 11
7
Mode 1,1 8 3
SI MSB in LSB in
High-Impedance
SO
CS
9 10 3
Mode 1,1
SCK Mode 0,0
13
14 15
Don’t Care
SI
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
SCK
SI 0 0 0 0 A8* 0 1 1 A7 A6 A5 A4 A3 A2 A1 A0
Data Out
High-Impedance
SO 7 6 5 4 3 2 1 0
CS
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
Data Out
High-Impedance
SO 7 6 5 4 3 2 1 0
CS
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31 32 33 34 35 36 37 38 39
SCK
Data Out
High-Impedance
SO 7 6 5 4 3 2 1 0
2.3 Write Sequence In the 24XX512 and 24XX1024 devices, the entire
page is always refreshed regardless of whether the
Prior to any attempt to write data to the EEPROM, the entire page is written. For this reason, endurance for
write enable latch must be set by issuing the WREN these devices is specified per page.
instruction (Figure 2-4). This is done by setting CS low
and then clocking out the proper instruction into the Note: Page write operations are limited to writing
EEPROM. After all eight bits of the instruction are bytes within a single physical page,
transmitted, CS must be brought high to set the write regardless of the number of bytes actually
enable latch. If the write operation is initiated immedi- being written. Physical page boundaries
ately after the WREN instruction without CS being start at addresses that are integer multi-
brought high, the data will not be written to the array ples of the page buffer size (or ‘page
because the write enable latch will not have been size’), and end at addresses that are inte-
properly set. ger multiples of page size – 1. If a Page
Write command attempts to write across a
A write sequence includes an automatic, self timed
physical page boundary, the result is that
erase cycle. It is not required to erase any portion of the
the data wraps around to the beginning of
memory prior to issuing a Write command.
the current page (overwriting data previ-
Once the Write Enable Latch is set, the user may pro- ously stored there), instead of being writ-
ceed by setting CS low, issuing a WRITE instruction, ten to the next page as might be expected.
followed by the address and then the data to be written. It is therefore necessary for the application
Depending upon the density, a page of data that ranges software to prevent page write operations
from 16 bytes to 256 bytes can be sent to the device that would attempt to cross a page
before a write cycle is necessary. The only restriction is boundary.
that all of the bytes must reside in the same page. See
Table 2-2 for information on page sizes.
FIGURE 2-2A: BYTE WRITE SEQUENCE WITH EITHER 8-BIT OR 9-BIT ADDRESSING
CS
Twc
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
SCK
Instruction+Address MSb Lower Address Byte Data Byte
SI 0 0 0 0 A8* 0 1 0 A7 A6 A5 A4 A3 A2 A1 A0 7 6 5 4 3 2 1 0
High-Impedance
SO
CS
Twc
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
Instruction 16-bit Address Data Byte
SI 0 0 0 0 0 0 1 0 A15 A14 A13 A12 A2 A1 A0 7 6 5 4 3 2 1 0
High-Impedance
SO
CS
Twc
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31 32 33 34 35 36 37 38 39
SCK
Instruction 24-bit Address Data Byte
SI 0 0 0 0 0 0 1 0 A23 A22 A21 A20 A2 A1 A0 7 6 5 4 3 2 1 0
High-Impedance
SO
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
SCK
Instruction Address Byte Data Byte 1
SI 0 0 0 0 A8* 0 1 0 A7 A6 A5 A4 A3 A2 A1 A0 7 6 5 4 3 2 1 0
CS
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
SCK
Data Byte 2 Data Byte 3 Data Byte n (16 max)
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
CS
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 29 30 31
SCK
Instruction 16-bit Address Data Byte 1
SI 0 0 0 0 0 0 1 0 A15 A14 A13 A12 A2 A1 A0 7 6 5 4 3 2 1 0
CS
32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
SCK
Data Byte 2 Data Byte 3 Data Byte n (16/32 max)
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
CS
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31 32 33 34 35 36 37 38 39
SCK
Instruction 24-bit Address Data Byte 1
SI 0 0 0 0 0 0 1 0 A23 A22 A21 A20 A2 A1 A0 7 6 5 4 3 2 1 0
CS
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
SCK
Data Byte 2 Data Byte 3 Data Byte n (256 max)
SI 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0
2.4 Write Enable (WREN) and Write The following is a list of conditions under which the
Disable (WRDI) write enable latch will be reset:
• Power-up
The EEPROM contains a write enable latch. See
Table 2-4 for the Write-Protect Functionality Matrix. • WRDI instruction successfully executed
This latch must be set before any write operation will be • WRSR instruction successfully executed
completed internally. The WREN instruction will set the • WRITE instruction successfully executed
latch, and the WRDI will reset the latch. • WP pin is brought low (1K, 2K, 4K only)
Additional instructions available on 25XX512 and
25XX1024:
• PE instruction successfully executed
• SE instruction successfully executed
• CE instruction successfully executed
CS
0 1 2 3 4 5 6 7
SCK
SI 0 0 0 0 0 1 1 0
High-Impedance
SO
CS
0 1 2 3 4 5 6 7
SCK
SI 0 0 0 0 0 1 10 0
High-Impedance
SO
2.5 Read Status Register Instruction The Write-In-Process (WIP) bit indicates whether the
(RDSR) EEPROM is busy with a write operation. When set to a
‘1’, a write is in progress, when set to a ‘0’, no write is
The Read Status Register instruction (RDSR) provides in progress. This bit is read-only.
access to the STATUS register. The STATUS register
The Write Enable Latch (WEL) bit indicates the status
may be read at any time, even during a write cycle. The
of the write enable latch and is read-only. When set to
STATUS register is formatted as follows:
a ‘1’, the latch allows writes to the array, when set to a
‘0’, the latch prohibits writes to the array. The state of
TABLE 2-3: STATUS REGISTER this bit can always be updated via the WREN or WRDI
7 6 5 4 3 2 1 0 commands regardless of the state of write protection
W/R — — — W/R W/R R R on the STATUS register. These commands are shown
in Figure 2-4 and Figure 2-5.
WPEN X X X BP1 BP0 WEL WIP
The Block Protection (BP0 and BP1) bits indicate which
W/R = writable/readable. R = read-only.
blocks are currently write-protected. These bits are set
Note: WPEN bit not available in 24XX010A, by the user issuing the WRSR instruction. These bits are
24XX020A and 24XX040A devices. nonvolatile and are shown in Table 2-4. See Figure 2-6
for the RDSR timing sequence.
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
Instruction
SI 0 0 0 0 0 1 0 1
CS
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
SCK
SI 0 0 0 0 0 0 0 1 7 6 5 4 3 2 1 0
High-Impedance
SO
2.9 Page Erase The Page Erase function is entered by driving CS low,
followed by the instruction code (Figure 2-8A/B) and
The Page Erase is a typical Flash function that has two or three address bytes. Any address inside the
been implemented only on the 512 Kbit and 1024 Kbit page to be erased is a valid address.
Serial EEPROMs. This function is used to erase all bits
(FFh) inside a given page. A Write Enable (WREN) CS must then be driven high after the last bit if the
instruction must be given prior to attempting a Page address or the Page Erase will not execute. Once the
Erase. This is done by setting CS low and then clocking CS is driven high, the self-timed Page Erase cycle is
out the proper instruction into the EEPROM. After all started. The WIP bit in the STATUS register can be
eight bits of the instruction are transmitted, the CS must read to determine when the Page Erase cycle is
be brought high to set the write enable latch. complete.
If a Page Erase function is given to an address that has
been protected by the Block Protect bits (BP0, BP1)
then the sequence will be aborted and no erase will
occur.
CS
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31
SCK
High-Impedance
SO
CS
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23
SCK
High-Impedance
SO
2.10 Sector Erase CS must then be driven high after the last bit if the
address or the Sector Erase will not execute. Once the
The Sector Erase is a typical Flash function that has CS is driven high, the self-timed Sector Erase cycle is
been implemented only on the 512 Kbit and 1024 Kbit started. The WIP bit in the STATUS register can be
Serial EEPROMs. This function is used to erase all bits read to determine when the Sector Erase cycle is
(FFh) inside a given sector. A Write Enable (WREN) complete.
instruction must be given prior to attempting a Sector
Erase. This is done by setting CS low and then clocking If a SECTOR ERASE instruction is given to an address
out the proper instruction into the EEPROM. After all that has been protected by the Block Protect bits (BP0,
eight bits of the instruction are transmitted, the CS must BP1) then the sequence will be aborted and no erase
be brought high to set the write enable latch. will occur.
The Sector Erase function is entered by driving CS low, See Table 2-2 and Table 2-3 for Sector Addressing.
followed by the instruction code (Figure 2-9A/B), and
two or three address bytes. Any address inside the
sector to be erased is a valid address.
CS
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31
SCK
High-Impedance
SO
CS
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23
SCK
High-Impedance
SO
2.11 Chip Erase The CS pin must be driven high after the eighth bit of
the instruction code has been given or the Chip Erase
The Chip Erase function will erase all bits (FFh) in the function will not be executed. Once the CS pin is driven
array. A Write Enable (WREN) instruction must be given high, the self-timed Chip Erase function begins. While
prior to executing a Chip Erase. This is done by setting the device is executing the Chip Erase function the WIP
CS low and then clocking out the proper instruction into bit in the STATUS register can be read to determine
the EEPROM. After all eight bits of the instruction are when the Chip Erase function is complete. The Chip
transmitted, the CS must be brought high to set the Erase function is ignored if either of the Block Protect
write enable latch. The Chip Erase function is entered bits (BP0, BP1) are not ‘0’, meaning ¼, ½, or all of the
by driving the CS low, followed by the instruction code array is protected.
(Figure 2-10) onto the SI line.
CS
0 1 2 3 4 5 6 7
SCK
SI 1 1 0 0 0 1 1 1
High-Impedance
SO
2.12 Deep Power-Down Mode If the CS pin is not driven high after the eighth bit of the
instruction code has been given, the device will not
Deep Power-Down mode is available on the high-density execute Deep power-down. Once the CS line is driven
25XX512 and 25XX1024 Serial EEPROMs and is the high, there is a delay (TDP) before the current settles to
lowest power consumption state for these devices. While its lowest consumption.
in the Deep Power-Down mode, these devices will not
respond to any of the Read or Write commands, and All instructions given during Deep Power-Down mode
therefore it can be used as an additional software write are ignored except the Read Electronic Signature
protection feature. Command (RDID). The RDID command will release
the device from Deep power-down and outputs the
The Deep Power-Down mode is entered by driving CS electronic signature on the SO pin, and then returns the
low, followed by the instruction code (Figure 2-11) onto device to Standby mode after delay (TREL).
the SI line, followed by driving CS high.
CS
0 1 2 3 4 5 6 7
SCK
SI 1 0 1 1 1 0 0 1
High-Impedance
SO
FIGURE 2-12A: RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE
(24-BITS)
CS
TREL
0 1 2 3 4 5 6 7 8 9 10 11 29 30 31 32 33 34 35 36 37 38 39
SCK
FIGURE 2-12B: RELEASE FROM DEEP POWER-DOWN AND READ ELECTRONIC SIGNATURE
(16-BITS)
CS
TREL
0 1 2 3 4 5 6 7 8 9 10 11 21 22 23 24 25 26 27 28 28 30 31
SCK
Driving CS high after the 8-bit RDID command, but Power-Down mode. However, there is a delay TREL
before the Electronic Signature has been transmitted, that occurs before the device returns to Standby mode
will still ensure the device will be taken out of Deep (ICCS), as shown in Figure 2-13.
CS
0 1 2 3 4 5 6 7 TREL
SCK
Instruction
SI 1 0 1 0 1 0 1 1
High-Impedance
SO
XXXXXXXX 25LC080A
XXXXXNNN I/P e3 1L7
YYWW 0628
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXXXXXXT 25L080AI
XXXXYYWW SN e3 0628
NNN 1L7
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXXX 5L8A
TYWW I628
NNN 1L7
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXXXXXT 5L8AI
YWWNNN 6281L7
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXNN 32L7
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
XXX 421
YWW 627
NN L7
Note: For very small packages with no room for the Pb-free JEDEC designator
e3 , the marking will only appear on the outer carton or reel label.
Note: In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
NOTE 1
E1
1 2 3
D
E
A A2
A1 L
c
e
b1 eB
b
Units INCHES
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e .100 BSC
Top to Seating Plane A – – .210
Molded Package Thickness A2 .115 .130 .195
Base to Seating Plane A1 .015 – –
Shoulder to Shoulder Width E .290 .310 .325
Molded Package Width E1 .240 .250 .280
Overall Length D .348 .365 .400
Tip to Seating Plane L .115 .130 .150
Lead Thickness c .008 .010 .015
Upper Lead Width b1 .040 .060 .070
Lower Lead Width b .014 .018 .022
Overall Row Spacing § eB – – .430
Notes:
1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
e
N
E1
NOTE 1
1 2 3
h α
b
h
c
A A2 φ
A1 L
L1 β
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 1.27 BSC
Overall Height A – – 1.75
Molded Package Thickness A2 1.25 – –
Standoff § A1 0.10 – 0.25
Overall Width E 6.00 BSC
Molded Package Width E1 3.90 BSC
Overall Length D 4.90 BSC
Chamfer (optional) h 0.25 – 0.50
Foot Length L 0.40 – 1.27
Footprint L1 1.04 REF
Foot Angle φ 0° – 8°
Lead Thickness c 0.17 – 0.25
Lead Width b 0.31 – 0.51
Mold Draft Angle Top α 5° – 15°
Mold Draft Angle Bottom β 5° – 15°
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-057B
D
N
E1
1 2
e
b
c
A2 φ
A
β
A1 L
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 1.27 BSC
Overall Height A 1.77 – 2.03
Molded Package Thickness A2 1.75 – 1.98
Standoff § A1 0.05 – 0.25
Overall Width E 7.62 – 8.26
Molded Package Width E1 5.11 – 5.38
Overall Length D 5.13 – 5.33
Foot Length L 0.51 – 0.76
Foot Angle φ 0° – 8°
Lead Thickness c 0.15 – 0.25
Lead Width b 0.36 – 0.51
Mold Draft Angle Top α – – 15°
Mold Draft Angle Bottom β – – 15°
Notes:
1. SOIJ, JEITA/EIAJ Standard, formerly called SOIC.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
E1
NOTE 1
1 2
b
e
c
A A2 φ
A1 L1 L
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 0.65 BSC
Overall Height A – – 1.20
Molded Package Thickness A2 0.80 1.00 1.05
Standoff A1 0.05 – 0.15
Overall Width E 6.40 BSC
Molded Package Width E1 4.30 4.40 4.50
Molded Package Length D 2.90 3.00 3.10
Foot Length L 0.45 0.60 0.75
Footprint L1 1.00 REF
Foot Angle φ 0° – 8°
Lead Thickness c 0.09 – 0.20
Lead Width b 0.19 – 0.30
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
E
E1
NOTE 1
1 2
e
c φ
A A2
A1 L1 L
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 0.65 BSC
Overall Height A – – 1.10
Molded Package Thickness A2 0.75 0.85 0.95
Standoff A1 0.00 – 0.15
Overall Width E 4.90 BSC
Molded Package Width E1 3.00 BSC
Overall Length D 3.00 BSC
Foot Length L 0.40 0.60 0.80
Footprint L1 0.95 REF
Foot Angle φ 0° – 8°
Lead Thickness c 0.08 – 0.23
Lead Width b 0.22 – 0.40
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-111B
N 4
E
E1
PIN 1 ID BY
LASER MARK
1 2 3
e
e1
A A2 c φ
L
A1
L1
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 6
Pitch e 0.95 BSC
Outside Lead Pitch e1 1.90 BSC
Overall Height A 0.90 – 1.45
Molded Package Thickness A2 0.89 – 1.30
Standoff A1 0.00 – 0.15
Overall Width E 2.20 – 3.20
Molded Package Width E1 1.30 – 1.80
Overall Length D 2.70 – 3.10
Foot Length L 0.10 – 0.60
Footprint L1 0.35 – 0.80
Foot Angle φ 0° – 30°
Lead Thickness c 0.08 – 0.26
Lead Width b 0.20 – 0.51
Notes:
1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
2. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing C04-028B
8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
D e
b
N N
L
E E2
EXPOSED PAD
NOTE 1
NOTE 1
1 2 2 1
D2
TOP VIEW BOTTOM VIEW
A3 A1 NOTE 2
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 0.50 BSC
Overall Height A 0.80 0.90 1.00
Standoff A1 0.00 0.02 0.05
Contact Thickness A3 0.20 REF
Overall Length D 2.00 BSC
Overall Width E 3.00 BSC
Exposed Pad Length D2 1.30 – 1.75
Exposed Pad Width E2 1.50 – 1.90
Contact Width b 0.18 0.25 0.30
Contact Length L 0.30 0.40 0.50
Contact-to-Exposed Pad K 0.20 – –
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-123B
8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
D e
L
b
N N
E E2
EXPOSED PAD
NOTE 1 NOTE 1
1 2 2 1
D2
A3 A1
NOTE 2
Units MILLIMETERS
Dimension Limits MIN NOM MAX
Number of Pins N 8
Pitch e 1.27 BSC
Overall Height A 0.80 0.85 1.00
Standoff A1 0.00 0.01 0.05
Contact Thickness A3 0.20 REF
Overall Length D 5.00 BSC
Overall Width E 6.00 BSC
Exposed Pad Length D2 3.90 4.00 4.10
Exposed Pad Width E2 2.20 2.30 2.40
Contact Width b 0.35 0.40 0.48
Contact Length L 0.50 0.60 0.75
Contact-to-Exposed Pad K 0.20 – –
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-122B
Revision A (05/2007)
Original release of document.
(Package Drawings Rev. AP)
From: Name
Company
Address
City / State / ZIP / Country
Telephone: (_______) _________ - _________ FAX: (______) _________ - _________
Application (optional):
Would you like a reply? Y N
Questions:
2. How does this document meet your hardware and software development needs?
3. Do you find the organization of this document easy to follow? If not, why?
4. What additions to the document do you think would enhance the structure and subject?
5. What deletions from the document could be made without affecting the overall usefulness?
• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
• Microchip is willing to work with the customer who is concerned about the integrity of their code.
• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
12/08/06