Download as pdf or txt
Download as pdf or txt
You are on page 1of 20

®

RT6256B/C
6A, 23V Synchronous Step-Down Converter with 3.3V/5V LDO
General Description Features
The RT6256B/C is an advanced constant on-time (ACOTTM)  4.5V to 23V (RT6256B) and 5.5V to 23V (RT6256C)
mode synchronous buck converter. The main control loop Input Voltage Range 6A Output Current
of the RT6256B/C using an advanced constant on-time  ACOTTM Mode Performs Fast Transient Response
(ACOTTM) mode control which provides a very fast transient  ACOTTM Architecture to Enable All MLCC Output
response. The RT6256B operates from 4.5V to 23V input Capacitor Usage
voltage and RT6256C operates from 5.5V to 23V.  Fixed 750kHz (RT6256C) and 500kHz (RT6256B)
Switching Frequency
Applications  High Efficient Internal Power MOSFET Switch-
 Industrial and Commercial Low Power Systems 30mΩ Ω (High-Side) and 15mΩ
Ω (Low-Side)
 Computer Peripherals  Fixed 3.3V (RT6256B) and 5V (RT6256C) LDOs
 LCD Monitors and TVs Output Supply 100mA
 Green Electronics/Appliances  Pre-biased Soft-Start
 Point of Load Regulation for High-Performance DSPs,  Cycle-by-Cycle Over-Current Protection
FPGAs, and ASICs  Input Under-Voltage Lockout
 Thermal Shutdown Protection
Ordering Information  Output Over-/Under-Voltage Protection
RT6256B/C  Ultrasonic Mode (USM)
Package Type
QUF : UQFN-12HL 3x3 (FC) (U-Type)
Pin Configuration
Lead Plating System
G : Green (Halogen Free and Pb Free) (TOP VIEW)
PGOOD
Output Voltage
AGND
VOUT
LDO3

VCC

B : 3.3V
FF

C : 5.1V
12 11 10 9 8 7
Note :
BOOT 1 6 EN
Richtek products are :
5 VIN
 RoHS compliant and compatible with the current require- LX 2

ments of IPC/JEDEC J-STD-020. 4 PGND


NC 3
 Suitable for use in SnPb or Pb-free soldering processes.
RT6256B
Marking Information
PGOOD

RT6256BGQUF
AGND
VOUT
LDO5
VCC

L8= : Product Code


FF

L8=YM YMDNN : Date Code 12 11 10 9 8 7

DNN BOOT 1 6 EN
5 VIN
LX 2

RT6256CGQUF 4 PGND
NC 3
L9= : Product Code
L9=YM YMDNN : Date Code RT6256C
DNN UQFN-12HL 3x3 (FC)

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


1
RT6256B/C
Typical Application Circuit

VIN 5 RT6256B
4.5V to 23V
VIN PGOOD 7 VPGOOD
CIN
10µF x 2 RBOOT
BOOT 1
 10 CBOOT
VCC 9
VCC 0.1µF
CVCC L
1µF 2 VOUT
LX
1µH 3.3V/6A
REN
6 VOUT 10 CFF
VEN EN COUT
1K RFF 1k 10pF
22µF x 4
FF 12
VLDO3 11
LDO3 8
3.3V/100mA AGND
CLDO3
4.7µF 4
PGND

RT6256C
VIN 5
VIN PGOOD 7 VPGOOD
5.5V to 23V CIN RBOOT
10µF x 2
BOOT 1
 10 CBOOT
11 0.1µF
VCC VCC L
CVCC 2 VOUT
LX
1µF 1µH 5.1V/6A
REN VOUT 10 COUT
6 CFF CBUFF 22µF x 4
VEN EN RFF 10pF 0.1µF
1K FF 9
VLDO5 12 1k
LDO5
5V/100mA 8
CLDO5 AGND
4.7µF 4
PGND

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


2
RT6256B/C
Functional Pin Description
pin No. Pin Name Pin Function
Boot-strap pin. Supply high-side gate driver. A 0.1F ceramic capacitor and
1 BOOT
at least 10 RBOOT are connected between this pin and LX pin.
2 LX Inductor pin. Connect this pin to the switching node of inductor.
3 NC No internal connection.
4 PGND Power ground.
5 VIN Input pin. Decouple this pin to GND pin with at least 10F ceramic cap.
Enable control. Pull this pin high to turn on the Buck. Do not leave this pin
EN floating. EN pin will also be used to set USM mode, when EN pin voltage is
(RT6256B) between 0.8V and 1.7V, it will enter USM mode, if EN pin voltage is between
2.3V and 23V, then it is normal mode.
6
Enable control. Pull this pin high to turn on the Buck. Do not leave this pin
EN floating. EN pin will also be used to set USM mode, when EN pin voltage is
(RT6256C) between 0.8V and 1.7V, it will enter USM mode, if EN pin voltage is between
2.3V and 23V, then it is normal mode.
Power good indicator. Open drain output when the output voltage is higher
7 PGOOD
than 90% of regulation point.
8 AGND Analog ground.
VCC 5V linear regulator output for internal control circuit. A capacitor (typical 1F)
(RT6256B) should be connected to AGND. Don’t connect to external Load.
9
FF
Output feedforward pin. Connect RC network from the output to this pin.
(RT6256C)
VOUT
Output pin. Connect to the output of DC-DC regulator.
(RT6256B)
10
VOUT Output pin. Connect to the output of DC-DC regulator. The pin also provide
(RT6256C) the bypass input for 5V LDO.
LDO3 Internal 3.3V LDO output. Bypass a capacitor to GND. This pin is also
(RT6256B) capable sourcing 100mA current for external load.
11
VCC 5V linear regulator output for internal control circuit. A capacitor (typical 1F)
(RT6256C) should be connected to AGND. Don’t connect to external load.
FF
Output feedforward pin. Connect RC network from the output to this pin.
(RT6256B)
12
LDO5 Internal 5V LDO output. Bypass a capacitor to GND. This pin is also capable
(RT6256C) sourcing 100mA current for external load.

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


3
RT6256B/C
Functional Block Diagram

RT6256B
VIN
BOOT
Input UVLO
LX
EN
-
Internal +
SST PWM
Control Current Sense
Thermal &
Protection Protect
PGOOD Logic
PGND
VOUT

0.6V +
FF -
5V
LDO VCC
AGND
VIN
3V
LDO LDO3

3.1V +
VOUT -

RT6256C
VIN
BOOT
Input UVLO
LX
EN
-
Internal +
SST
PWM Current Sense
Control
Thermal
&
Protection
Protect PGND
Logic
PGOOD

VOUT
5V
VIN LDO VCC
0.6V +
FF -
5V
LDO LDO5
AGND
4.7V +
VOUT -

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


4
RT6256B/C
Operation
Overall Power Good
TM
The RT6256B/C is an advanced constant on-time (ACOT ) The power good output is an open drain output that requires
mode synchronous buck converter. The main control loop a pull-up resistor. PGOOD will be pulled high after soft-
of the RT6256B/C using an ACOTTM mode control which start is over and the output reaches 90% of its set voltage.
provides a very fast transient response. There is a 10μs delay built into PGOOD circuitry to prevent
false transition.
Internal VCC Regulator
The RT6256B/C includes a 5V linear regulator (VCC). The
VCC regulator steps down input voltage to supply both
internal circuitry and gate drivers. Do not connect the VCC
pin to external loads.

LDO
The RT6256B/C includes a 3.3V/5V 100mA linear
regulators (LDO). When VOUT is higher than the switch
over threshold 3.1V (RT6256B) or 4.7V (RT6256C), an
automatic circuit will change the power source of linear
regulator from VIN path to VOUT path.

Soft-Start
The RT6256B/C provides an internal soft-start function to
prevent large inrush current and output voltage overshoot.
The typical soft-start duration is around 0.6ms.

Over-Current Limit
The RT6256B/C current limit is fixed 7A and it is a cycle-
by-cycle “valley” type, measuring the inductor current
through the synchronous rectifier during the off-time while
the inductor current ramps down. If output voltage drops
below the output under-voltage protection level, the
RT6256B/C will stop switching to avoid excessive heat.

Output Over-Voltage Protection (OVP) and Under-


Voltage Protection (UVP)
The RT6256B/C includes output over-voltage protection
(OVP) and output under-voltage protection (UVP). If the
output voltage rises above OVP threshold or drops below
UVP threshold for longer than 20μs (typical), the OVP or
UVP function is triggered.

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


5
RT6256B/C
Absolute Maximum Ratings (Note 1)
 Supply Voltage, VIN -------------------------------------------------------------------------------------------- −0.3V to 27V
 Enable Pin Voltage, EN --------------------------------------------------------------------------------------- −0.3V to 27V
 FF Pin Voltage, FF --------------------------------------------------------------------------------------------- −0.3V to 4.5V
 VOUT Pin Voltage, VOUT (RT6256B) --------------------------------------------------------------------- −0.3V to 4.5V
 VOUT Pin Voltage, VOUT (RT6256C) --------------------------------------------------------------------- −0.3V to 6V
 Switch Voltage, LX --------------------------------------------------------------------------------------------- −0.3V to (VIN + 0.3V)
<30ns ------------------------------------------------------------------------------------------------------------- −5V to 28V
 Boot Voltage, BOOT ------------------------------------------------------------------------------------------- (VLX − 0.3V) to (VLX + 6V)
 Other I/O Pin Voltages ---------------------------------------------------------------------------------------- −0.3V to 6V
 Power Dissipation, PD @ TA = 25°C

UQFN-12HL 3x3 (FC) ----------------------------------------------------------------------------------------- 2.27W


 Package Thermal Resistance (Note 2)

UQFN-12HL 3x3 (FC), θJA ------------------------------------------------------------------------------------ 44°C/W


 Lead Temperature (Soldering, 10 sec.) -------------------------------------------------------------------- 260°C
 Junction Temperature ------------------------------------------------------------------------------------------ 150°C
 Junction Temperature Range --------------------------------------------------------------------------------- −40°C to 125°C
 Storage Temperature Range ---------------------------------------------------------------------------------- −65°C to 150°C
 ESD Susceptibility (Note 3)

HBM (Human Body Model) ---------------------------------------------------------------------------------- 2kV

Recommended Operating Conditions (Note 4)


 Supply Input Voltage VIN (RT6256B) ---------------------------------------------------------------------- 4.5V to 23V
 Supply Input Voltage VIN (RT6256C) ---------------------------------------------------------------------- 5.5V to 23V
 Ambient Temperature Range --------------------------------------------------------------------------------- −40°C to 85°C

Electrical Characteristics
(VIN = 12V, TA = 25°C, unless otherwise specified)
Parameter Symbol Test Conditions Min Typ Max Unit
RT6256B 4.5 -- 23
Input Voltage Range VIN V
RT6256C 5.5 -- 23
Supply Current
Supply Current (Shutdown) ISHDN VEN = 0 40 50 60 A
IOUT = 0, VOUT = VSET x 105%,
Supply Current (Quiescent) IQ 80 100 130 A
VEN = 2V
Logic Threshold
EN Input Low Voltage VENL -- -- 0.4 V
EN Input High Voltage VENH 0.8 -- -- V
Ultra-Sonic Mode VEN -- -- 1.7 V
Normal Mode VEN 2.3 -- -- V

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


6
RT6256B/C
Parameter Symbol Test Conditions Min Typ Max Unit
Output Voltage
RT6256B 3.267 3.3 3.333
Output Voltage Setpoint VOUT V
RT6256C 5.049 5.1 5.151
VCC Regulator Voltage VCC 4.95 5 5.05 V
On Resistance
High-side Switch On Resistance RDS(ON)_H -- 30 -- m
Low-side Switch On Resistance RDS(ON)_L -- 15 -- m
Discharge FET Ron RDIS -- 50 -- 
Current Limit
Bottom FET Current Limit ILIM 7 -- -- A
Oscillator Frequency
RT6256B -- 0.5 -- MHz
Oscillator Frequency fOSC
RT6256C -- 0.75 -- MHz
On-Time Timer Control
Minimum On-Time tON_MIN VIN = VIN(MAX) -- 50 -- ns
Minimum Off-Time tOFF_MIN -- 200 -- ns
Ultrasonic Mode
Operation Period tUSM 20 30 40 s
Soft-Start
Soft-Start Time tSS From EN high to PGOOD high 1.3 1.65 2 ms
Output Rising Time tR From 10% to 90% VOUT -- 0.6 -- ms
UVLO
Wake up RT6256B -- -- 4.5
Input UVLO Threshold VUVLO V
Wake up RT6256C -- -- 5.4
UVLO Hysteresis VHYS -- 0.3 -- V
Output Over-Voltage Protection
Output Over Voltage Threshold VOUT rising 115 120 125 %
Output Over Voltage Hysteresis -- 3 -- %
Output Over Voltage Delay Time -- 20 -- s
Output Under-Voltage Protection
Output Under Voltage Threshold VFB falling -- 60 -- %
Output Under Voltage Delay Time FB Forced below UV threshold -- 20 -- s
UV Blank Time From EN high -- 1.65 -- ms
Power Good
Power Good Threshold VOUT rising (Good) 88 90 92 %
Power Good Hysteresis -- 15 -- %
Power Good Delay Time -- 10 -- s

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


7
RT6256B/C
Parameter Symbol Test Conditions Min Typ Max Unit
LDO Regulator
VLDO3 RT6256B 3.25 3.3 3.35
LDO Output Voltage V
VLDO5 RT6256C 4.295 5 5.075
LDO Dropout Voltage VDROPOUT -- 200 -- mV
LDO Output Current Limit ILMTLDO 150 -- -- mA
Thermal Shutdown
Thermal Shutdown Threshold TSD -- 150 -- °C

Note 1. Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in
the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may
affect device reliability.
Note 2. θJA is measured in the natural convection at TA = 25°C on a four-layer Richtek evaluation board.
Note 3. Devices are ESD sensitive. Handling precaution is recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


8
RT6256B/C
Typical Operating Characteristics
Efficiency vs. Output Current Efficiency vs. Output Current
100 100

90
90
VIN = 7.4V VIN = 7.4V

Efficiency (%)
Efficiency (%)

80 VIN = 12V VIN = 12V


VIN = 19V VIN = 19V
80

70

70
60

RT6256B, EN = 2.4V, VOUT = 3.3V, Normal Mode RT6256C, EN = 2.4V, VOUT = 5.1V, Normal Mode
50 60
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Output Current (A) Output Current (A)

Switching Frequency vs. Output Current Switching Frequency vs. Output Current
600 800
RT6256B, EN = 2.4V, VOUT = 3.3V, Normal Mode RT6256C, EN = 2.4V, VOUT = 5.1V,
Normal Mode
700
Switching Frequency (kHz)1

Switching Frequency (kHz)1

500
600
VIN = 7.4V VIN = 7.4V
400 VIN = 12V VIN = 12V
500
VIN = 19V VIN = 19V
300 400

300
200
200
100
100

0 0
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Output Current (A) Output Current (A)

Output Voltage vs. Output Current Output Voltage vs. Output Current
3.40 5.3

3.35 5.2
Output Voltage (V)

Output Voltage (V)

3.30 5.1
VIN = 19V
VIN = 12V
VIN = 19V
VIN = 7.4V
VIN = 12V
3.25 5.0 VIN = 7.4V

RT6256B, EN = 2.4V, VOUT = 3.3V, Normal Mode RT6256C, EN = 2.4V, VOUT = 5.1V, Normal Mode
3.20 4.9
0.001 0.01 0.1 1 10 0.001 0.01 0.1 1 10
Output Current (A) Output Current (A)

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


9
RT6256B/C

VLDO3 vs. ILDO3 VLDO5 vs. ILDO5


3.40 5.10

3.38 5.08
3.36 5.06
3.34 5.04

VLDO5 (V)
5.02
VLDO3 (V)

3.32
3.30 5.00
3.28 4.98

3.26 4.96
3.24 4.94

3.22 4.92
RT6256B, VIN = 12V, EN = 0V RT6256C, VIN = 12V, EN = 0V
3.20 4.90
0 10 20 30 40 50 60 70 80 90 100 0 10 20 30 40 50 60 70 80 90 100
I LDO3 (mA) I LDO5 (mA)

Quiescent Current vs. Input Voltage Shutdown Current vs. Input Voltage
120 54

115
Shutdown Current (μA)1
Quiescent Current (μA)

52

110
50
105
48
100

46
95

RT6256B, EN = 2.4V, No Switching RT6256B, EN = 0V


90 44
4 6 8 10 12 14 16 18 20 22 24 4 6 8 10 12 14 16 18 20 22 24
Input Voltage (V) Input Voltage (V)

Power On from EN Power Off from EN


RT6256B, VIN = 12V, EN = 2.4V,
VOUT = 3.3V, IOUT = 6A
RT6256B, VIN = 12V, EN = 2.4V,
EN VOUT = 3.3V, IOUT = 6A EN
(2V/Div) (2V/Div)

VOUT VOUT
(2V/Div) (2V/Div)

IL IL
(5A/Div) (5A/Div)
PGOOD PGOOD
(5V/Div) (5V/Div)

Time (200μs/Div) Time (40μs/Div)

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


10
RT6256B/C

Load Transient Response Load Transient Response

RT6256B, VIN = 12V, EN = 2.4V, RT6256C, VIN = 12V, EN = 2.4V,


VOUT = 3.3V, IOUT = 0.6A to 6A VOUT = 5.1V, IOUT = 0.6A to 6A
VOUT VOUT
(100mV/Div) (200mV/Div)

LX LX
(10V/Div) (10V/Div)

IOUT IOUT
(5A/Div) (5A/Div)

Time (40μs/Div) Time (40μs/Div)

VOUT OVP VOUT UVP

VOUT
(1V/Div)

LX LX
(5V/Div) (10V/Div)
VOUT
(1V/Div)
PGOOD RT6256B, VIN = 12V, PGOOD
(5V/Div) EN = 2.4V, VOUT = 3.3V, No Load (5V/Div) RT6256B, VIN = 12V, EN = 2.4V, VOUT = 3.3V

Time (20μs/Div) Time (10μs/Div)

Over Current Limit


RT6256B, VIN = 12V, EN = 2.4V, VOUT = 3.3V

VOUT
VOUT
(1V/Div)
IL IL
(10A/Div)

LX
LX
(10V/Div)

Time (10μs/Div)

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


11
RT6256B/C
Application Information
The RT6256B/C is high-performance 6A step-down In order to achieve good stability with low-ESR ceramic
regulators with internal power switches and synchronous capacitors, ACOTTM uses a virtual inductor current ramp
rectifiers. They feature an Advanced Constant On-Time generated inside the IC. This internal ramp signal replaces
(ACOT TM) control architecture that provides stable the ESR ramp normally provided by the output capacitor’s
operation for ceramic output capacitors without ESR. The ramp signal and other internal compensations
complicated external compensation, among other benefits. are optimized for low-ESR ceramic output capacitors.
The input voltage range is from 4.5V to 23V. The output ACOTTM One-Shot Operation
voltage are fixed 3.3V (RT6256B) or 5.1V (RT6256C).
The RT6256B/C control algorithm is simple to understand.
The proprietary ACOT TM control scheme improves The feedback voltage, with the virtual inductor current ramp
conventional constant on-time architectures, achieving added, is compared to the reference voltage. When the
nearly constant switching frequency over line, load, and combined signal is less than the reference, the on-time
output voltage ranges. Since there is no internal clock, one-shot is triggered as long as the minimum off-time one-
response to transients is nearly instantaneous and inductor shot is clear and the measured inductor current (through
current can ramp quickly to maintain output regulation the synchronous rectifier) is below the current limit. The
without large bulk output capacitance. on-time one-shot turns on the high-side switch and the
The RT6256B and RT6256C include 3.3V and 5V linear inductor current ramps up linearly. After the on-time,
regulator(LDO), respectively. The linear regulator provides the high-side switch is turned off and the synchronous
an automatic saving power function, when VOUT rises rectifier is turned on and the inductor current ramps down
above 3.1V (RT6256B)/4.7V (RT6256C), an automatic linearly. At the same time, the minimum off-time one-shot
circuit will change the power source of linear regulator
is triggered to prevent another immediate on-time during
from VIN path to VOUT path, therefore the power
the noisy switching time and allow the feedback voltage
dissipation of linear regulator will be decrease efficiently.
and current sense signals to settle. The minimum off-time
is kept short (200ns typical) so that rapidly-repeated on-
ACOTTM Control Architecture
times can raise the inductor current quickly when needed.
The conventional CFCOT (constant frequency constant
on-time) control which making the on-time proportional to Average Output Voltage Control Loop
VOUT and inversely proportional to VIN is not sufficient to
In continuous conduction mode, the RT6256B/C provides
achieve good constant-frequency behavior. Because
a average output voltage control loop to cancel the DC
voltage drops across the MOSFET switches and inductor
error between VFB(average) and VREF by adjusting the
cause sensing mismatch as sensing input and output
comparator input VREF to make VFB(average) always follow
voltage from LX pin. When the load change, the voltage
designed value. This loop can efficiently improves the load
drops across the MOSFET switches and inductor cause
and line regulation without affecting the transient
a switching frequency variation with load current. One way
performance. The operation figure is shown in Figure 1.
to reduce these effects is to measure the actual switching
frequency and compare it to the desired range. This has
the added benefit eliminating the need to sense the actual
VFB(average)
output voltage, potentially saving one pin connection. DC error
VREF
ACOTTM uses this method, measuring the actual switching
frequency and modifying the on-time with a feedback loop Figure 1. Average output voltage control loop operation
to keep the average switching frequency in the desired
range.

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


12
RT6256B/C
High Voltage Conversion Ratio Function The switching waveforms may appear noisy and
Due to minimum off time limitation, the voltage conversion asynchronous when light load causes diode emulation
ratio will be limited in 2S battery application. Therefore operation. This is normal and results in high efficiency.
the RT6256B/C provides increasing on-time function to Trade offs in DEM noise vs. light load efficiency is made
enhance voltage conversion ratio for 2S battery application. by varying the inductor value. Generally, low inductor values
produce a broader efficiency vs. load curve, while higher
Diode Emulation Mode (DEM) values result in higher full load efficiency (assuming that
In diode emulation mode, the RT6256B/C automatically the coil resistance remains fixed) and less output voltage
reduces switching frequency at light load conditions to ripple. Penalties for using higher inductor values include
maintain high efficiency. This reduction of frequency is larger physical size and degraded load transient response
achieved smoothly. As the output current decreases from (especially at low input voltage levels).
heavy load condition, the inductor current is also reduced, At boundary condition of discontinuous switching and
and eventually comes to the point that its current valley continuous, the on-time is immediately increased to add
touches zero, which is the boundary between continuous “hysteresis” to discourage the IC from discontinuous
conduction and discontinuous conduction modes. To switching back to continuous switching unless the load
emulate the behavior of diodes, the low-side MOSFET increases substantially. The IC returns to continuous
allows only partial negative current to flow when the switching as soon as an on-time is generated before the
inductor free wheeling current becomes negative. As the inductor current reaches zero. The on-time is reduced back
load current is further decreased, it takes longer and longer to the length needed for designed switching frequency
time to discharge the output capacitor to the level that and encouraging the circuit to remain in continuous
requires the next “ON” cycle. In reverse, when the output conduction, preventing repetitive mode transitions between
current increases from light load to heavy load, the continuous switching and discontinuous switching.
switching frequency increases to the preset value as the
inductor current reaches the continuous conduction. The Ultrasonic Mode (USM)
transition load point to the light load operation is shown in The RT6256B/C activates a unique type of diode emulation
Figure 2. and can be calculated as follows : mode with a minimum switching period of 30μs (typical),
(VIN  VOUT ) called ultrasonic mode. This mode eliminates audio-
ILOAD   tON frequency modulation that would otherwise be present
2L
when a lightly loaded controller automatically skips
where tON is the on-time.
pulses. In ultrasonic mode, the low-side switch gate driver
IL signal is “OR”ed with an internal oscillator (>33kHz).

Slope = (VIN - VOUT) / L Once the internal oscillator is triggered, the controller will
IPEAK turn on UGATE and give it shorter on-time. When the on-
time expired, LGATE turns on until the inductor current
goes to zero crossing threshold and keep both high-side
ILOAD = IPEAK / 2
and low-side MOSFET off to wait for the next trigger.
Because shorter on-time causes a smaller pulse of the
t inductor current, the controller can keep output voltage
tON and switching frequency simultaneously. The on-time
Figure 2. Boundary Condition of CCM/DEM decreasing has a limitation and the output voltage will be
lifted up under the slight load condition. After decreased
on-time, the controller employs longer LGATE to pull down
the output voltage, which can keep output voltage at correct
threshold.
Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


13
RT6256B/C
Ultrasonic mode is selected by the EN voltage level. When level (see next section) the IC will stop switching to avoid
EN is above 2.3V, it enters normal mode. If EN is in the excessive heat.
range of 0.8V to 1.7V, it enters ultrasonic mode.
Output Over-Voltage Protection and Under-Voltage
On-Time Reduction Function for DEM Protection
In normal diode emulation mode, the output voltage ripple The RT6256B/C includes output over-voltage protection
of converter is proportional to on-time and inversely (OVP). If the output voltage rises above the regulation
proportional to load current. In order to have smaller voltage level, the high-side switch naturally remains off and the
ripple in light load application, the RT6256B/C provides a synchronous rectifier will turn on until the inductor current
smart reduction on-time function, which will follow reaches the zero or next on-time one-shot is triggered. If
decreased load current to decrease on-time naturally, the output voltage exceeds the OVP threshold for longer
therefore the output voltage ripple can be reduced than 20μs (typical), the IC's OVP is triggered. The
effectively. RT6256B/C also includes output under-voltage protection
(UVP). If the output voltage drops below the UVP trip
Linear Regulators (LDO & VCC) threshold for longer than 20μs (typical) the IC's UVP is
The RT6256B/C includes a 3.3V/5V linear regulators triggered. The RT6256B/C uses latch-off mode in OVP
(LDO). The regulators can supply up to 100mA for external and UVP. When the protection function is triggered, the
load, therefore it's recommended to bypass LDO with a IC will shut down. The IC stops switching and is latched
minimum 4.7μF ceramic capacitor to GND. When VOUT off. To restart operation, toggle EN or power the IC off and
is higher than the switch over threshold 3.1V(RT6256B) then on again.
or 4.7V (RT6256C), an automatic circuit will change the
power source of linear regulator from VIN path to VOUT Input Under-Voltage Lock-Out
path, therefore the power dissipation of linear regulator In addition to the enable function, the RT6256B/C provides
will be decrease efficiently. an Under Voltage Lock-Out (UVLO) function that monitors
The RT6256B/C also includes a 5V linear regulator (VCC). the input voltage. To prevent operation without fully-
The VCC regulator steps down input voltage to supply enhanced internal MOSFET switches, this function inhibits
both internal circuitry and gate drivers. Do not connect switching when input voltage drops below the UVLO-falling
the VCC pin to external loads. threshold. The IC resumes switching when input voltage
exceeds the UVLO-rising threshold.
Current Limit
Over-Temperature Protection
The RT6256B/C current limit is fixed 7A and it is a cycle-
by-cycle “valley” type, measuring the inductor current The RT6256B/C includes an Over-Temperature Protection
through the synchronous rectifier during the off-time while (OTP) circuitry to prevent overheating due to excessive
the inductor current ramps down. The current is power dissipation. The OTP will shut down switching
determined by measuring the voltage between source and operation when the junction temperature exceeds 150°C.
drain of the synchronous rectifier, adding temperature The RT6256B/C uses latch-off mode in OTP. When the
compensation for greater accuracy. If the current exceeds protection function is triggered, the IC will shut down. The
the current limit, the on-time one-shot is inhibited until IC stops switching and is latched off. To restart operation,
the inductor current ramps down below the current limit. toggle EN or power the IC off and then on again. For
Thus, only when the inductor current is well below the continuous operation, provide adequate cooling so that
current limit, another on-time is permitted. If the output the junction temperature does not exceed 150°C.
current exceeds the available inductor current (controlled
Enable and Disable
by the current limit mechanism), the output voltage will
The RT6256B/C's EN is used to control converter, the
drop. If it drops below the output under-voltage protection
enable voltage (EN) has a logic-low level of 0.4V. When
Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


14
RT6256B/C
VEN is below this level the IC enters shutdown mode When rises rapidly. In some cases, it is desirable to reduce EMI
VEN exceeds its logic-high level of 0.8V the converter is further, by the expense of some additional power
fully operational. The 3.3V/5V linear regulators (LDO) is dissipation.
always on when VIN exceeds the UVLO threshold. See
Table 1 for the RT6256B/C power logic. Inductor Selection
Selecting an inductor involves specifying its inductance
Table 1. RT6256B/C Power Logic
and also its required peak current. The exact inductor value
3.3V 5V
Part. EN VCC VOUT is generally flexible and is ultimately chosen to obtain the
(LDO) (LDO)
1 1 1 1 X best mix of cost, physical size, and circuit efficiency.
RT6256B Lower inductor values benefit from reduced size and cost
0 1 0 1 X
and they can improve the circuit's transient response, but
1 1 1 X 1
RT6256C they increase the inductor ripple current and output voltage
0 1 0 X 1
ripple and reduce the efficiency due to the resulting higher
Soft-Start peak currents. Conversely, higher inductor values increase
efficiency, but the inductor will either be physically larger
The RT6256B/C provides an internal soft-start function to
or have higher resistance since more turns of wire are
prevent large inrush current and output voltage overshoot
required and transient response will be slower since more
when the converter starts up. The soft-start (SS)
time is required to change current (up or down) in the
automatically begins once the chip is enabled. During soft-
inductor. Calculate the approximate inductor value by
start, it clamps the ramping of internal reference voltage
selecting the input and output voltages, the switching
which is compared with FB signal. The typical soft-start
frequency (fSW), the maximum output current (IOUT(MAX))
duration is 0.6ms.
and estimating a ΔIL as some percentage of that current.
V  (VIN  VOUT )
Power Good Output (PGOOD) L  OUT
VIN  fSW  IL
The power good output is an open drain output that requires
a pull-up resistor. When the output voltage is 15% (typical) Once an inductor value is chosen, the ripple current (ΔIL)
below its set voltage, PGOOD will be pulled low. It is held is calculated to determine the required peak inductor
low until the output voltage returns to 90% of its set voltage current.
V  (VIN  VOUT )
once more. During soft-start, PGOOD is actively held low IL  OUT and
VIN  fSW  L
and only allowed to be pulled high after soft-start is over
I
and the output reaches 90% of its set voltage. There is a IL(PEAK)  IOUT(MAX)  L
2
10μs delay built into PGOOD circuitry to prevent false
To guarantee the required output current, the inductor
transition.
needs a saturation current rating and a thermal rating that
External Bootstrap Capacitor and Resistor (CBOOT exceeds IL(PEAK). These are minimum requirements. To
and RBOOT) maintain control of inductor current in overload and short-
circuit conditions, some applications may desire current
Connect a 0.1μF low ESR ceramic capacitor and at least
ratings up to the current limit value. However, the IC's
10Ω resistor between BOOT pin and LX pin. This bootstrap
output under-voltage shutdown feature make this
capacitor provides the gate driver supply voltage for the
unnecessary for most applications.
high-side N-channel MOSFET switch.
For best efficiency, choose an inductor with a low DC
The internal power MOSFET switch gate driver is
resistance that meets the cost and size requirements.
optimized to turn the switch on fast enough for low power
For low inductor core losses some type of ferrite core is
loss and good efficiency, but also slow enough to reduce
usually best and a shielded core type, although possibly
EMI. Switch turn-on is when most EMI occurs since VLX

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


15
RT6256B/C
larger or more expensive, will probably give fewer EMI components are called ESR ripple and capacitive ripple.
and other noise problems. Since ceramic capacitors have extremely low ESR and
relatively little capacitance, both components are similar
Input Capacitor Selection in amplitude and both should be considered if ripple is
High quality ceramic input decoupling capacitor, such as critical.
X5R or X7R, with values greater than 20μF are
VRIPPLE  VRIPPLE(ESR)  VRIPPLE(C)
recommended for the input capacitor. The X5R and X7R
VRIPPLE(ESR)  IL  RESR
ceramic capacitors are usually selected for power regulator
IL
capacitors because the dielectric material has less VRIPPLE(C) 
8  COUT  fSW
capacitance variation and more temperature stability.
In addition to voltage ripple at the switching frequency,
Voltage rating and current rating are the key parameters
the output capacitor and its ESR also affect the voltage
when selecting an input capacitor. Generally, selecting an
sag (undershoot) and soar (overshoot) when the load steps
input capacitor with voltage rating 1.5 times greater than
up and down abruptly. The ACOT transient response is
the maximum input voltage is a conservatively safe design.
very quick and output transients are usually small.
The input capacitor is used to supply the input RMS
However, the combination of small ceramic output
current, which can be calculated using the following
capacitors (with little capacitance), low output voltages
equation :
(with little stored charge in the output capacitors), and
VOUT  V I 2  low duty cycle applications (which require high inductance
IRMS   (1  OUT )  IOUT 2  L 
VIN  VIN 12  to get reasonable ripple currents with high input voltages)
The next step is to select a proper capacitor for RMS increases the size of voltage variations in response to
current rating. One good design uses more than one very quick load changes. Typically, load changes occur
capacitor with low Equivalent Series Resistance (ESR) in slowly with respect to the IC's switching frequency.
parallel to form a capacitor bank. The input capacitance However, some modern digital loads can exhibit nearly
value determines the input ripple voltage of the regulator. instantaneous load changes and the following section
The input voltage ripple can be approximately calculated shows how to calculate the worst-case voltage swings in
using the following equation : response to very fast load steps.
IOUT  VIN V The amplitude of the ESR step up or down is a function of
VIN   (1  OUT )
CIN  fSW  VOUT VIN the load step and the ESR of the output capacitor :
The typical operating circuit is recommended to use two VESR_STEP  IOUT  RESR
10μF low ESR ceramic capacitors on the input. The amplitude of the capacitive sag is a function of the
load step, the output capacitor value, the inductor value,
Output Capacitor Selection
the input-to-output voltage differential, and the maximum
The IC is optimized for ceramic output capacitors and best duty cycle. The maximum duty cycle during a fast transient
performance will be obtained by using them. The total is a function of the on-time and the minimum off-time since
output capacitance value is usually determined by the the ACOTTM control scheme will ramp the current using
desired output voltage ripple level and transient response on-times spaced apart with minimum off-times, which is
requirements for sag (undershoot on positive load steps) as fast as allowed. Calculate the approximate on-time
and soar (overshoot on negative load steps). (neglecting parasitics) and maximum duty cycle for a given
Output ripple at the switching frequency is caused by the input and output voltage as :
inductor current ripple and its effect on the output VOUT tON
t ON  and DMAX 
capacitor's ESR and stored charge. These two ripple VIN  fSW t ON + t OFF_MIN

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


16
RT6256B/C
The actual on-time will be slightly longer as the IC temperature indicated under Recommended Operating
compensates for voltage drops in the circuit, but we can Conditions is 125°C. The junction-to-ambient thermal
neglect both of these since the on-time increases resistance, θJA, is highly package dependent. For a UQFN-
compensations for the voltage losses. Calculate the output 12HL 3x3 package, the thermal resistance, θJA, 44°C/W
voltage SAG as : is measured in the natural convection at TA = 25°C on a
L  (IOUT )2 four-layer Richtek evaluation board. The maximum power
VSAG 
2  COUT  ( VIN(MIN)  DMAX  VOUT ) dissipation at TA = 25°C can be calculated as below :
The amplitude of the capacitive SOAR is a function of the PD(MAX) = (125°C − 25°C) / (44°C/W) = 2.27W for a
load step, the output capacitor value, the inductor value UQFN-12HL 3x3 package.
and the output voltage :
The maximum power dissipation depends on the operating
L  ( IOUT )2
VSOAR  ambient temperature for the fixed TJ(MAX) and the thermal
2  COUT  VOUT
resistance, θJA. The derating curves in Figure 3 allows
Most applications never experience instantaneous full load the designer to see the effect of rising ambient temperature
steps and the IC's high switching frequency and fast on the maximum power dissipation.
transient response can easily control voltage regulation
2.4
at all times. Therefore, sag and soar are seldom an issue Maximum Power Dissipation (W)1
Four-Layer PCB
except in very low-voltage CPU core or DDR memory 2.0
supply applications, particularly for devices with high clock
frequencies and quick changes into and out of sleep 1.6
modes. In such applications, simply increasing the amount
1.2
of ceramic output capacitor (sag and soar are directly
proportional to capacitance) or adding extra bulk 0.8
capacitance can easily eliminate any excessive voltage
transients. 0.4

In any application with large quick transients, it should 0.0


calculate soar and sag to make sure that over-voltage 0 25 50 75 100 125
protection and under-voltage protection will not be triggered. Ambient Temperature (°C)

Thermal Considerations Figure 3. Derating Curve of Maximum Power Dissipation

The junction temperature should never exceed the


absolute maximum junction temperature TJ(MAX), listed
under Absolute Maximum Ratings, to avoid permanent
damage to the device. The maximum allowable power
dissipation depends on the thermal resistance of the IC
package, the PCB layout, the rate of surrounding airflow,
and the difference between the junction and ambient
temperatures. The maximum power dissipation can be
calculated using the following formula :
PD(MAX) = (TJ(MAX) − TA) / θJA
where TJ(MAX) is the maximum junction temperature, TA is
the ambient temperature, and θJA is the junction-to-ambient
thermal resistance.
For continuous operation, the maximum operating junction
Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


17
RT6256B/C
Layout Considerations  The LX node encounters high frequency voltage swings
Layout is very important in high frequency switching so it should be kept in a small area. Keep sensitive
converter design. The PCB can radiate excessive noise components away from the LX node to prevent stray as
and contribute to converter instability with improper layout. possible.
Certain points must be considered before starting a layout  The GND pin should be connected to a strong ground
using the IC. plane for heat sinking and noise protection.
 Make traces of the high current paths as short and wide  Avoid using vias in the power path connections that have
as possible. switched currents (from CIN to GND and CIN to VIN) and
 Put the input capacitor as close as possible to the device the switching node (LX).
pins (VIN and GND). An example of PCB layout guide is shown in Figure 4 for
reference.

RT6256B
The optional compensation
Compensation components must GND
be connected as close to the IC CVCC
as possible.
CLDO
LX should be VVCC
PGOOD

connected to GND
AGND
VOUT
LDO3

VLDO
VCC

inductor by wide
FF

and short trace. The input capacitor


Keep sensitive 12 11 10 9 8 7 must be placed as
components close to the IC as
away from this BOOT 1 6 EN possible
trace. 5 VIN
L LX 2 VIN
VOUT CIN
4 PGND
COUT NC 3

The output capacitor must GND


be placed near the IC

RT6256C
The optional compensation
GND

Compensation components must


be connected as close to the IC CVCC
as possible.
CLDO
LX should be VVCC
PGOOD

GND
AGND

connected to
VOUT
LDO5

VLDO
VCC

inductor by wide
FF

and short trace. The input capacitor


Keep sensitive 12 11 10 9 8 7 must be placed as
components close to the IC as
BOOT 1 6 EN possible
away from this
trace. 5 VIN
L LX 2 VIN
VOUT CIN
4 PGND
COUT NC 3

The output capacitor must GND


be placed near the IC

Figure 4. PCB Layout Guide

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

www.richtek.com DS6256B/C-00 January 2018


18
RT6256B/C
Outline Dimension

Dimensions In Millimeters Dimensions In Inches


Symbol
Min. Max. Min. Max.
A 0.500 0.600 0.020 0.024
A1 0.000 0.050 0.000 0.002
A3 0.100 0.175 0.004 0.007
D 2.900 3.100 0.114 0.122
E 2.900 3.100 0.114 0.122
b 0.100 0.200 0.004 0.008
b1 0.180 0.280 0.007 0.011
L 0.800 1.000 0.031 0.039
L1 1.730 1.930 0.068 0.076
L2 0.250 0.450 0.010 0.018
e 0.720 0.028
e1 0.900 0.035
e2 0.450 0.018
K 0.500 0.020
K1 0.950 0.037

U-Type 12HL QFN 3x3 (FC) Package

Copyright © 2018 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation.

DS6256B/C-00 January 2018 www.richtek.com


19
RT6256B/C

Richtek Technology Corporation


14F, No. 8, Tai Yuen 1st Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify
that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek
product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use;
nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent
or patent rights of Richtek or its subsidiaries.
www.richtek.com DS6256B/C-00 January 2018
20

You might also like