Scribd Logo
Upload

Welcome to Scribd!

  • 11 views

    Input Freq CLK Jitter Ps J1 Best Theoretical Jitter SNR Dbfs J2 Input Signal Level Dbfs J3 Actual Jitter SNR Dbfs JT Adc SNR Dbfs Resultant ADC SNR

    Uploaded by

    andyc16us
    This document analyzes the jitter and signal-to-noise ratio (SNR) of an analog-to-digital converter (ADC). The input clock jitter was 4 picoseconds, resulting in a theoretical best jitter SNR of 85.97 dB. The actual measured jitter SNR was 86.97 dB with a total jitter of 0.29 picoseconds. This jitter degraded the ADC SNR from 68 dB to a resultant SNR of 67.95 dB.

    Copyright:

    © All Rights Reserved
    Download as XLSX, PDF, TXT or read online from Scribd
    Flag for inappropriate content

    You might also like

    Input Freq CLK Jitter Ps J1 Best Theoretical Jitter SNR Dbfs J2 Input Signal Level Dbfs J3 Actual Jitter SNR Dbfs JT Adc SNR Dbfs Resultant ADC SNR

    Uploaded by

    andyc16us
    11 views1 page
    This document analyzes the jitter and signal-to-noise ratio (SNR) of an analog-to-digital converter (ADC). The input clock jitter was 4 picoseconds, resulting in a theoretical best jitter SNR of 85.97 dB. The actual measured jitter SNR was 86.97 dB with a total jitter of 0.29 picoseconds. This jitter degraded the ADC SNR from 68 dB to a resultant SNR of 67.95 dB.

    Original Description:

    Original Title

    Jitter_ADC

    Copyright

    © © All Rights Reserved

    Available Formats

    XLSX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document analyzes the jitter and signal-to-noise ratio (SNR) of an analog-to-digital converter (ADC). The input clock jitter was 4 picoseconds, resulting in a theoretical best jitter SNR of 85.97 dB. The actual measured jitter SNR was 86.97 dB with a total jitter of 0.29 picoseconds. This jitter degraded the ADC SNR from 68 dB to a resultant SNR of 67.95 dB.

    Copyright:

    © All Rights Reserved
    Download as XLSX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as xlsx, pdf, or txt
    11 views1 page

    Input Freq CLK Jitter Ps J1 Best Theoretical Jitter SNR Dbfs J2 Input Signal Level Dbfs J3 Actual Jitter SNR Dbfs JT Adc SNR Dbfs Resultant ADC SNR

    Uploaded by

    andyc16us
    This document analyzes the jitter and signal-to-noise ratio (SNR) of an analog-to-digital converter (ADC). The input clock jitter was 4 picoseconds, resulting in a theoretical best jitter SNR of 85.97 dB. The actual measured jitter SNR was 86.97 dB with a total jitter of 0.29 picoseconds. This jitter degraded the ADC SNR from 68 dB to a resultant SNR of 67.95 dB.

    Copyright:

    © All Rights Reserved
    Download as XLSX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as xlsx, pdf, or txt
    of 1

    ADC Jitter

    Input Freq 2.0E+6 Jitter Fanout


    CLK Jitter 4.0E-12 ps
    J1 0.25
    Best Theoretical Jitter SNR 85.97 dBFS J2 0.15
    Input Signal Level -1.00 dBFS J3 0.00

    Actual Jitter SNR 86.97 dBFS JT 0.29


    ADC SNR 68.00 dBFS

    Resultant ADC SNR 67.95

    You might also like