Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 1

1.

Based on the data you obtained in step 2, is the pull-up resistor necessary for the NAND gate to
function properly?

Answer: Yes. If a pull-up resistor is not connected, then all logic 1 output states become high-impedance
states.

2. What is the output condition of a gate in the high-impedance state?

Answer: As the name implies, the high-impedance state is equivalent to an open circuit.

3. Open-collector and tri-state output devices allow multiple outputs to be tied together. In what ways
do they differ?

Answer: The open-collector and tri-state output devices allow multiple outputs to be tied together
because of their high-impedance states. In open-collector devices, the high-impedance states are found
when the input combination is intended to give an output 1. In tri-state output devices, the high-
impedance states are found when the enable input is tied to logic 0.

4. Because of special considerations, some parameters in standard TTL outputs are not applicable to the
open-collector outputs. What are they?

Answer: The fan-out of an open-collector output would depend on the pull-up resistor used.
Furthermore, open-collector outputs will not be compatible with pulled-down inputs.

5. Why are pull-up resistors needed in open-collector gates? Why not pull-down resistors?

Answer: A pull-up resistor ensures that logic 1 is found for the required output states of the logic
function. A pull-down resistor is not necessary because logic 0 can already be found as an output state.

6. What output parameter is associated with the high-impedance state for tri-state outputs?

Answer: The high-impedance state causes the output resistance to be set to high, i.e. an open circuit.

7. If many tri-state outputs are tied together, the control inputs must be designed such that only

one input is active and the others are in the high-impedance state. Explain.

Answer: If more than one control input is active, there is a possibility for a short to occur. This happens
when both logic 1 and logic 0 are inputted to the port.

You might also like