Download as pdf or txt
Download as pdf or txt
You are on page 1of 1

SATISH BOJJAWAR

has participated in Xilinx Webinar on


Block Level Design Using IP Integrator in Xilinx Vivado
held on 26th June 2020
in association with CoreEL Technologies and Xilinx

You might also like