Professional Documents
Culture Documents
© 2003 by CRC Press LLC
© 2003 by CRC Press LLC
Æ
!
!
"
# $
%
&
'
&
"
(
"
$
$
&
)
*+
© 2003 by CRC Press LLC
*,
)
$
%
'
-.
'
$ &
'
&
%
&
$
) /0
)
) /+
&
-.
)
/,
&
/
'
SC
Specifications
Performance
Estimation
High Level
SC Filter
Synthesizer
Circuit Level
Topology Selection Synthesizer
23) '
&
,
$
#
$
$
$
)
5 66 !$
5 466 !$
5 0/
/
7%)
/2
-
0
0, 0,
+0+ &
7
066
0
8
)
$
90 # &
/
#
:
; )
5 40< &
5 4+* &
5 4,4 &
5 =/ &
5 +0+ &
5 +0+ &
&
; ) &
/0
0/6
00 >
9
?
:
$
;@
7AA
B
Vdd
Cf
Vout
Vin- Vin+
C
L
I bias
V ss
! ""
+&
!$ ,!$ )
$ ; )
/
#
$ ; ) &
/+
&
' &
/ )
$
7%)
@5=4 354
5 6>
$
7
*&
; ) )
)
&
/, &
%
& "
' !
# ,6
; )
&
//
$
/0
(
$
$
&
)
*,/4 +,, 5 <,/<6=
&
/4
D ,*E!$ 7.
D
)
#
+6
/
$
0*/
- ;) 7+
7%)
)
!
"
*"
'
&
/*
.
+
,
-
"
B
F
G
#
B
1
1
7
.
.
'
0 &
0
966?
H%A
+
<,?
0.
:
)
B 6?
) B /?
% B 6 2
) B /?
I
B <,?
E
J 0K
&
/<
9 : 9 :
E
9 :
9 :
8
L
((
+ 2.5V
1 2 4
y2
I1 I2
y1
x1
U T
x2
bias
3 5
- 2.5V
.
"
/
$
"
0,46 ,66 1
A
) 9:
$
&
/6
2
#
#
#
2
9
#
:
J+K
&
/
&
/0
2
$
"" 0,66 ,+61
I1 I2
I3 I4
0V Vout
V2 V1
bias
-2.5V
0++6 0*/1
$
(
!
&
/+ /,
I# 06 0,
I# / /0
9: 5 M 9/0:
M 9 :
(
3
7
#
#
$
/, //
!# $ ( A
A
)
D
2
8
6*,=I64 6/=*I6*
64,*I6, 6+40I64
64/=I6/ 60/=I64
6/+I6, 600+I64
7
B 4=<I4
D
B 6==<+
!# $ A
A
)
D
2
8
6= 6,<I60
600* 6*,I60
6+4=4 60//=I6
7
B 660,*
D
B 6====
Æ
I# 0
&
0*
0
9 5 : 5 6
,=/I4 -2
F
G 9
,=/I4 :
9,++I4 :
9 5 :
&
&
/,
*
I# 0/
&
0<
0
! 6*
*?
%
"
(
"
D
; )
$
((
(( ; )
,66
// >
!$
B
$
;@ 7AA
B
!# $ ) )
$ ; )
((
4+<< 9*4;:
;@ +64!$
D7 <4
Æ
/+4>
+*2
7AA /</+ 9=/;:
D
//@
/&
% ) 0,,2 - 0/2
)
A *2-
((
+4?
/*
N
&
H%A +
)
D E!$ D D8 0/4 7;
A7 ) 8
)
/-0*6
0< 7; A7
/
; ) $ D
)
#
#
#
)D I .
$
0
D
#
4
&
7
#
,
((
06 6 06 6 ,< /=
06 6 / 6 *= *0
06 6 / / <+ </
06 / / <* <,
06 / </ *=
6 6 06 6 ,4 /*
6 6 / 6 <+ **
6 / 6 / <, <0
6 / / = <+
6 / =+ *<
/ 6 06 6 /* 46
/ 6 6 6 4/ 4
/ 6 6 / < <+
/ / / =, <
/ / =0 *4
+4 +/ +* , <* <4
#
+ &
//
7%)
$ ;) 7+
7%)
!
"
#33
-.
'
$ &
'
&
%
-.
$
-.
$
'
&
'
-.
)
&
-.
'
.
%
&
I
-.
&
!
Æ
%
F G
$
&
.N )
!
&
7)
#
%
$
# 06 7!$
!
#
#
#
)
#
0 +
$ F
G
Æ
#
)
Æ
!# $ / 2
(
)
/
00
)
,
62
+=
/,
<4
,06
#
. 7
66?
!
#
#
%
)
"
F
G &
/4
$
"
)$
#
3
$
#
&
$
J,K
&
/*
&
/< &
+
$
"
)
#
/6
!# $ 2 ;
D
7
B
9 : ,/*4
B I
9 : /,4<<
I
9 : ,/06
B
B I
9 : /666
B
9 : =4+<4
B I
9 : 40*06
I
9 : ,===*
B
B I
9 : +//6,
B @
9: *6666
B 3
9: ,666
B 8
9>: 066
B 7
6=6, M60
D0:A0:v(26)
D0:A0:v(25) 5
D0:A0:v(18)
4.5
3.5
3
Voltages (lin)
2.5
1.5
500m
.
4 "
25 6
7
E
)
&
.
) ) E
! &
2!.3
7
O)
$ 3
)
#
=+
0L/
)
&
/04
!
Æ
1
!
@
!
&
&
,
+
0
A
&
#
&
&
<&
#
3
#
)
7.
=
A
0
&
!
$
#
I
$
#
#
)
!
++++
!
.
I
*<; # Æ
I
)
#
&
/=
&
/06 )
&
/0 /00
7.
7.
0
7.
&
/0+
)
7.
&
/0, /0/
&
/0, ,
062
/
"
2
$
"
D0:A0:v(15)
D0:A0:v(16)
2.6
Voltages (lin)
2.55
2.5
2 45
D0:A0:v(3) 2.50001
D0:A0:v(2)
2.500005
Voltages (lin)
2.5
2.499995
2.49999
!
"
2 5
"
D0:A0:v(15)
Voltages (lin)
D0:A0:v(16)
Voltages (lin)
D0:A0:v(3)
Voltages (lin)
D0:A0:v(2)
2.6
2.4
!
"
5
"
%
4
6
78#
D0:A0:v(out7)
D0:A0:v(out8) 2.5
2.4
2.3
Voltages (lin)
2.2
2.1
(
2 5 6
"
<=
7
E
$
2!.3
"
&
/04
) 8
)
/-0*6 7!$
0<7; A7
$
78#
Differential−to−
Single End
Converter
Flash
Converters MDAC
3−bit Encoder
Clock Circuit of Flash
for Pipeline Sub_ADC
Opamp in
MDAC
Pipeline Output
Clock Circuit Multiplexer and
for Flash Encoder
Flash Encoder
and Output
Multiplexer 3−bit Flash
(Sub_ADC)
Test MDAC
Pads
)
#8 "
"#
JK P &Q 7 PP 7 3 &7 D
06* 0/ ==6
J0K E
;
#
+4/ +=4<
J+K ) P
P R
&" R
(
-
<4< 0* ==0
J,K )
7 8