Scribd Logo
Upload

Welcome to Scribd!

  • Scan Insertion Lab Observation: - Covert Normal Flops To Scannable Flops

    Uploaded by

    Ilaiyaveni Iyandurai
    43 views2 pages
    The document summarizes the process of inserting scan chains into a synthesized netlist using the dc_shell tool. Key steps include invoking dc_shell, reading in the verilog netlist and library, setting the current design and linking to the library, specifying a multiplexed scan configuration, compiling the scan which converts normal flops to scannable flops, and writing the scan-inserted netlist to a new verilog file.

    Original Description:

    Original Title

    scan - Synposys

    Copyright

    © © All Rights Reserved

    Available Formats

    DOC, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document summarizes the process of inserting scan chains into a synthesized netlist using the dc_shell tool. Key steps include invoking dc_shell, reading in the verilog netlist and library, setting the current design and linking to the library, specifying a multiplexed scan configuration, compiling the scan which converts normal flops to scannable flops, and writing the scan-inserted netlist to a new verilog file.

    Copyright:

    © All Rights Reserved
    Download as DOC, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as doc, pdf, or txt
    43 views2 pages

    Scan Insertion Lab Observation: - Covert Normal Flops To Scannable Flops

    Uploaded by

    Ilaiyaveni Iyandurai
    The document summarizes the process of inserting scan chains into a synthesized netlist using the dc_shell tool. Key steps include invoking dc_shell, reading in the verilog netlist and library, setting the current design and linking to the library, specifying a multiplexed scan configuration, compiling the scan which converts normal flops to scannable flops, and writing the scan-inserted netlist to a new verilog file.

    Copyright:

    © All Rights Reserved
    Download as DOC, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as doc, pdf, or txt
    of 2

    SCAN INSERTION LAB OBSERVATION

    Lab 1: -
    Covert Normal flops to Scannable flops:

    Invoke The Tool : (dc_shell)

     dc_shell
    (OR)
     tcsh
     source /tools/synopsys/source.sh
     dc_shell

    Inputs: -

    • Synthesis Netlist:-

    Gate level netlist [div.v] from synthesis team

    • Library Model:-

    saed90nm_typ_ht.db

    •Tool commands (Command Description )

    read_verilog div.v (Read Netlist & Library)

    current_design div_1 (To set the current design)

    link (to link design with technology library)

    set_scan_configuration -style multiplexed flip_flop (scan configuration)

    compile_scan (convert flops to scannable flops)

    write - output div_compile_scan.v -heir -format verilog (write SI netlist to


    separate file)

    Outputs: -
    • Scan inserted Netlist:-

    Gate level netlist [scanned]

    You might also like