ED&Cs LAB#10 M.usama Saghar 2019-CPE-27

You might also like

Download as doc, pdf, or txt
Download as doc, pdf, or txt
You are on page 1of 3

Lab #10–Electronic Devices and Circuits

Experiment # 10

Student Name:M.usama saghar Class Roll:2019-CPE-27

Subject Teacher : Dr. Muhammad Imran Malik

Lab Engineer : Engr. Muhammad Ubaidullah

Lab Performed In : DSP Lab

______________________
Course Instructor / Lab Engineer

Department of Computer Engineering UCE&T BZU Multan


Experiment No. 10

Objective: To Design a Small Signal Voltage Divider Biased Common Emitter BJT Amplifier

Apparatus:
DC power supply, Oscilloscope, Function Generator, Multimeter, Breadboard, NPN transistor, Resistor

Circuit
Diagram: +VCC

R1 RC
Cou
Cin

RL

r
R2
RE
AC v

Theory:
Voltage divider biased common emitter amplifier is the most commonly used configuration; it provides both voltage and
current gains with stability versus changes in temperature

Value of Emitter resistor can be calculated using the expression:

As voltage of base is 0.7V higher than voltage of Emitter for an NPN transistor

R2 is calculated using rule


of thumb:

Base voltage can be approximately considered as voltage across resistor R2 (a safe approximation). This can be used
to calculate value of resistor R1

Finally, RC can be calculated using output loop equation:


Resistor of Emitter region is:

Stage voltage gain is calculated by taking into account unloaded voltage gain i.e. C /( e + E )and the loading effect on both
input and output sides:

Similarly, Stage current gain is calculated by taking into account unloaded current gain i.e. and loading effect on both input
and output sides:

Procedure:
Design values of resistors using the following given data:
VCC=+ 15V, VCE=VCC/2, IC= 10mA, β=100, VE=0.1VCC, rs=50Ω, RL=1kΩ

Connect your designed circuit on breadboard


Apply AC input and vary its magnitude from 500mV to 3V with a uniform step size
Measure output voltage using oscilloscope, your measured stage voltage gain
v
is L
vc

Compare measured and calculated stage voltage gain and calculate percentage error

Observations:

Conclusion/ Comments:
In this experiment I learnt to draw the Small Signal Voltage Divider Biased Common Emitter BJT Amplifier on
proteus and finding values.

You might also like