Professional Documents
Culture Documents
BUS Timing Diagram
BUS Timing Diagram
Clock
Control Section –
o Maximum/Minimum Mode
o Input-Output/Memory
o Data Transfer/Read
Top Four Address Lines
Bottom 16 Address Line
Address Latch Enables (ALE)
Read
Data Enables
Ready
Instruction Set