Professional Documents
Culture Documents
DSD Lab Manual
DSD Lab Manual
EXPERIMENT NO: 01
EXPERIMENT NO. 1
1.1 Aim: A. Design and Implement full adder function using IC-74LS138.
B. Design and Implement full subtractor function using IC-74LS138.
1.3 Procedure:
i) Truth Table:
Equation:
Sum =
Carry =
i) Truth Table:
Equation:
Difference =
Borrow =
1.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 02
EXPERIMENT NO. 2
2.1 Aim: A. To design and implement l digit BCD Adder using IC74LS83
2.2 Apparatus: Digital Trainer kit, patch cords, IC74LS83, IC74LS08, IC74LS04,
IC74LS86, IC74LS32
2.3 Procedure:
i) Design the logic to detect the correction factor and the logic to add it
(convert binary sum to BCD sum)
ii) Give any two BCD numbers as inputs and verify the result.
ii) K Map
C=
iv) Observations
2.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 03
EXPERIMENT NO.3
3.3 Procedure:
i) Pin Diagram
ii) Observation
3.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 04
EXPERIMENT NO.4
4.3 Procedure:
A) Verify the function table for 74LS153 as given below.
B) Prepare the truth table for the given three variable function.
Implement it using IC74LS153 and verify its truth table.
C) Prepare the truth table for the given four variable function and reduce it by
LSB method. Implement it using IC 74LS153 and verify its truth table.
i) Pin Diagram
i) Truth table
C B A Output
4.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 05
EXPERIMENT NO.5
5.1 Aim: Design and implement MOD N and MOD-NN counter using IC 74LS90
and draw timing diagram.
5.3 Procedure:
i) Pin Diagram
Mod N:-
i) Truth table
No of clk Outputs
pulses
QD QC QB QA
Mod NN:
i) Logic Diagram
5.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 06
EXPERIMENT NO. 6
6.1 Aim: Design and implement MOD N and MOD-NN counter using IC74LS93 and
draw timing diagram.
6.3 Procedure:
i) Pin Diagram
Ro(1) Ro(2) QD QC QB QA
Mod N:
i) Truth table
QD QC QB QA
Mod NN:
i) Logic Diagram
6.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 07
EXPERIMENT NO.8
7.1 Aim: Design and implement pulse train generator using IC74HC194/
IC74LS95 (Use right shift/ left shift)
7.2 Apparatus: Digital Trainer kit, patch cords, IC74HC194, IC4069, IC4075
7.3 Procedure:
i) Pin Diagram
i) State table
ii) Design
7.5 Conclusion:
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
_____________________________________________________________________
EXPERIMENT NO: 08
8.1 Aim: Design and simulate Combinational Circuit using EDA tool
8.3 Procedure:
8.5 Conclusion:
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
EXPERIMENT NO: 9
9.1 Aim: Design and simulate Sequential Circuit using EDA tool
9.3 Procedure:
9.5 Conclusion:
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________
__________________________________________________________________