Microprocessors And Microcontrollers - - Unit 9... https://onlinecourses-archive.nptel.ac.in/noc19_...

reviewer4@nptel.iitm.ac.in ▼

Courses » Microprocessors And Microcontrollers

Announcements Course Ask a Question Progress FAQ

Unit 9 - Week 7
Register for
Certification exam Assignment 7
The due date for submitting this assignment has passed.
Course As per our records you have not submitted this Due on 2019-03-20, 23:59 IST.
outline
assignment.

How to access 1) In 8051, timer 1 run can be controlled by 1 point

the portal
(A) TR1
Week 0
(B) TF1

Week 1 (C) IE1

(D) IT1
Week 2
No, the answer is incorrect.
Week 3 Score: 0
Accepted Answers:
Week 4
(A) TR1

Week 5 2) The delay produced by 8051 Mode 1 timer with TH=FF and TL=00, crystal frequency 1 point
11.0592MHz is
Week 6
(A) 277.00 microsecond
Week 7
(B) 277.76 microsecond
Lecture 32 :
(C) 278.00 microsecond
8051
Microcontroller(Contd.) (D) 278.76 microsecond
Lecture 33 : No, the answer is incorrect.
8051
Score: 0
Microcontroller(Contd.)
Accepted Answers:
Lecture 34 :
(B) 277.76 microsecond
8051
Microcontroller(Contd.) 3) In 8051, the instruction "MOV IP, #00011000" sets priorities of interrupts as 1 point
Lecture 35 :
8051 (A) RI + TI > TF1 > INT0 > TF0 > INT1
Microcontroller(Contd.)
(B) TF1 > RI + TI > INT0 > TF0 > INT1
Lecture 36 :
(C) INT0 > TF0 > INT1 > TF1 > RI + TI
8051
Programming (D) INT0 > RI +TI > TF1 > TF0 > INT1
Examples © 2014 NPTEL - Privacy & Terms - Honor Code - FAQs -
No, the answer is incorrect.
A project
Weekof 7 Lecture In association with
Score: 0
Material
Accepted Answers:
Quiz :
(B) TF1 > RI + TI > INT0 > TF0 > INT1
Assignment 7 Funded by
4) The 8051 instructions to start and stop Timer 0 are respectively 1 point

1 of 5 Wednesday 22 May 2019 02:13 PM

Microprocessors And Microcontrollers - - Unit 9... https://onlinecourses-archive.nptel.ac.in/noc19_...

Feedback for Powered

(A) SETB TR0,byCLR TR0
Week 7
(B) SETB TR0, CLR TF0
Week 8
(C) SETB TF0, CLR TR0

Week 9 (D) SETB TF0, CLR TF0

No, the answer is incorrect.

Week 10
Score: 0
Week 11 Accepted Answers:
(A) SETB TR0, CLR TR0
Week 12
5) 8051 counters in mode 2 are 1 point

DOWNLOAD
VIDEOS (A) 8-bit

(B) 16-bit
Solution
(C) 12-bit

(D) Size programmable

No, the answer is incorrect.

Score: 0
Accepted Answers:
(A) 8-bit

6) The delay produced by 8051 Mode 1 timer with TH=F0 and TL=00, crystal frequency 1 point
11.0592MHz is

(A) 4444.16 microsecond

(B) 2444.16 microsecond

(C) 3444.16 microsecond

(D) 5444.16 microsecond

No, the answer is incorrect.

Score: 0
Accepted Answers:
(A) 4444.16 microsecond

7) Which register in an 8051 microcontroller contains the SMOD bit? 1 point

(A) SBUF

(B) TMOD

(C) PCON

(D) TCON

No, the answer is incorrect.

Score: 0
Accepted Answers:
(C) PCON

8) In 8051, the instruction "MOV IP, #00000101" sets priorities of interrupts as 1 point

(A) RI + TI > TF1 > INT0 > TF0 > INT1

(B) TF1 > RI + TI > INT0 > TF0 > INT1

(C) INT0 > INT1 > TF0 > TF1 > RI + TI

(D) INT1 > INT0 > TF1 > TF0 > RI + TI

No, the answer is incorrect.

Score: 0

2 of 5 Wednesday 22 May 2019 02:13 PM

Microprocessors And Microcontrollers - - Unit 9... https://onlinecourses-archive.nptel.ac.in/noc19_...

Accepted Answers:
(C) INT0 > INT1 > TF0 > TF1 > RI + TI

9) In Timer Control Register of 8051, Mode 1 uses 1 point

(A) 8-bit timer

(B) 16-bit timer

(C) 13-bit timer

(D) 32-bit timer

No, the answer is incorrect.

Score: 0
Accepted Answers:
(B) 16-bit timer

10)What is the default interrupt priority in 8051? 1 point

(A) INT0 > TF0 > RI + TI> INT1 > TF1

(B) INT01> TF1 > RI + TI> INT0 > TF0

(C) INT0 > TF0 > INT1 > TF1 > RI + TI

(D) INT1> TF1 > INT0 > TF0 > RI + TI

No, the answer is incorrect.

Score: 0
Accepted Answers:
(C) INT0 > TF0 > INT1 > TF1 > RI + TI

11)Which bits in the PCON register of an 8051 microcontroller correspond to the idle and 1 point
power-down modes?

(A) PCON.0 – Idle mode, PCON.1 – Power-down mode

(B) PCON.1 – Idle mode, PCON.0 – Power-down mode

(C) PCON.0 – Idle mode/Power-down mode

(D) PCON.1 – Idle mode/Power-down mode

No, the answer is incorrect.

Score: 0
Accepted Answers:
(A) PCON.0 – Idle mode, PCON.1 – Power-down mode

12)In Serial control (SCON) Register, SCON.5 is used to 1 point

(A) Transmit interrupt flag

(B) Receive interrupt flag

(C) Used for multi processor communication

(D) Receive enable

No, the answer is incorrect.

Score: 0
Accepted Answers:
(C) Used for multi processor communication

13)In idle mode of power control register, which of the following is not true? 1 point

(A) All of registers , ports and internal RAM maintain their data

(B) The ALE and PSEN output are held low

(C) The internal CPU clock is gated off

3 of 5 Wednesday 22 May 2019 02:13 PM

Microprocessors And Microcontrollers - - Unit 9... https://onlinecourses-archive.nptel.ac.in/noc19_...

(D) Interrupt, Timer, and Serial Port functions act normally

No, the answer is incorrect.

Score: 0
Accepted Answers:
(B) The ALE and PSEN output are held low

14)The following program generates a square wave on pin P1.5 Using timer 1. Find the 1 point
frequency.
Consider XTAL = 11.0592 MHz.
MOV TMOD, #10H
AGAIN: MOV TL1, #26H
MOV TH1, #71H
SETB TR1
BACK: JNB TF1, BACK
CLR TR1
CPL P1.5
CLR TF1
SJMP AGAIN

(A) 12.087 Hz

(B) 12.601 Hz

(C) 13.504 Hz

(D) 14.705 Hz

No, the answer is incorrect.

Score: 0
Accepted Answers:
(B) 12.601 Hz

15)In power down mode of power control register which of the following is not true? 1 point

(A) All functions are stopped, the contents of the on-chip RAM and Special Function
Registers are lost

(B) The ALE and PSEN output are held low

(C) Last instruction executed before going into the power down mode

(D) The on-chip oscillator is stopped

No, the answer is incorrect.

Score: 0
Accepted Answers:
(A) All functions are stopped, the contents of the on-chip RAM and Special Function Registers are lost

Previous Page End

4 of 5 Wednesday 22 May 2019 02:13 PM

Microprocessors And Microcontrollers - - Unit 9... https://onlinecourses-archive.nptel.ac.in/noc19_...

5 of 5 Wednesday 22 May 2019 02:13 PM