Scribd Logo
Upload

Welcome to Scribd!

  • Implementation of Mapping Techniques of Cache Memory.: Aim: Software Requirements: C Compiler Code

    Uploaded by

    Sahil Patil
    10 views3 pages
    This document describes an experiment on cache memory mapping techniques. It provides details of a student named Samay Gada, including their UID, branch, and lab experiment on implementing direct mapping and two-way associative mapping of cache memory. The aim was achieved and conclusions drawn.

    Original Description:

    Original Title

    Samay_12_ETRX_A1_CAOLAB09

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document describes an experiment on cache memory mapping techniques. It provides details of a student named Samay Gada, including their UID, branch, and lab experiment on implementing direct mapping and two-way associative mapping of cache memory. The aim was achieved and conclusions drawn.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    10 views3 pages

    Implementation of Mapping Techniques of Cache Memory.: Aim: Software Requirements: C Compiler Code

    Uploaded by

    Sahil Patil
    This document describes an experiment on cache memory mapping techniques. It provides details of a student named Samay Gada, including their UID, branch, and lab experiment on implementing direct mapping and two-way associative mapping of cache memory. The aim was achieved and conclusions drawn.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 3

    BHARATIYA VIDYA BHAVAN’S

    SARDAR PATEL INSTITUTE OF TECHNOLOGY


    Bhavan’s Campus, Munshi Nagar, Andheri (West), Mumbai – 400058-India
    Department of Electronics

    NAME: Samay Gada

    UID No.: 2019110012

    BRANCH: ETRX-A(1)

    LAB: EXP-9: Mapping Techniques

    AIM: Implementation of Mapping techniques of Cache memory.


    SOFTWARE REQUIREMENTS: C Compiler

    CODE:

    Page 1 of 3
    BHARATIYA VIDYA BHAVAN’S
    SARDAR PATEL INSTITUTE OF TECHNOLOGY
    Bhavan’s Campus, Munshi Nagar, Andheri (West), Mumbai – 400058-India
    Department of Electronics

    OUTPUT:

    Page 2 of 3
    BHARATIYA VIDYA BHAVAN’S
    SARDAR PATEL INSTITUTE OF TECHNOLOGY
    Bhavan’s Campus, Munshi Nagar, Andheri (West), Mumbai – 400058-India
    Department of Electronics

    CONCLUSION: Direct mapping and Two way associative mapping techniques of cache memory were implemented
    efficiently.

    Page 3 of 3

    You might also like