Professional Documents
Culture Documents
LP295x-N Series of Adjustable Micropower Voltage Regulators: 1 Features 3 Description
LP295x-N Series of Adjustable Micropower Voltage Regulators: 1 Features 3 Description
LP295x-N Series of Adjustable Micropower Voltage Regulators: 1 Features 3 Description
LP2950-N, LP2951-N
SNVS764P – JANUARY 2000 – REVISED MAY 2016
VIN VOUT
SHUTDOWN VFEEDBACK IN OUT
SHUTDOWN VTAP
CIN COUT
R1 GND 2.2 µF
330 k 1 µF
VOUT
GND ERROR
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LP2950-N, LP2951-N
SNVS764P – JANUARY 2000 – REVISED MAY 2016 www.ti.com
Table of Contents
1 Features .................................................................. 1 8.4 Device Functional Modes........................................ 18
2 Applications ........................................................... 1 9 Application and Implementation ........................ 19
3 Description ............................................................. 1 9.1 Application Information............................................ 19
4 Revision History..................................................... 2 9.2 Typical Applications ................................................ 20
5 Voltage Options ..................................................... 3 10 Power Supply Recommendations ..................... 32
6 Pin Configuration and Functions ......................... 4 11 Layout................................................................... 32
11.1 Layout Guidelines ................................................. 32
7 Specifications......................................................... 5
11.2 Layout Example .................................................... 32
7.1 Absolute Maximum Ratings ...................................... 5
11.3 WSON Mounting ................................................... 33
7.2 ESD Ratings.............................................................. 5
7.3 Recommended Operating Conditions....................... 5 12 Device and Documentation Support ................. 34
7.4 Thermal Information: LP2950-N................................ 6 12.1 Documentation Support ....................................... 34
7.5 Thermal Information: LP2951-N................................ 6 12.2 Related Links ........................................................ 34
7.6 Electrical Characteristics........................................... 7 12.3 Community Resources.......................................... 34
7.7 Typical Characteristics ............................................ 10 12.4 Trademarks ........................................................... 34
12.5 Electrostatic Discharge Caution ............................ 34
8 Detailed Description ............................................ 16
12.6 Glossary ................................................................ 34
8.1 Overview ................................................................. 16
8.2 Functional Block Diagrams ..................................... 16 13 Mechanical, Packaging, and Orderable
8.3 Feature Description................................................. 17
Information ........................................................... 34
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
• Added rows to ESD Ratings table to differentiate values for pins 3 and 7 of the LP2951-N device...................................... 5
• Added footnotes 2 and 3 to both Thermal Information tables ............................................................................................... 6
• Added Device Information and ESD Rating tables, Feature Description, Device Functional Modes, Application and
Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical,
Packaging, and Orderable Information sections; moved some curves to Application Curves section; update pin
names; change package nomenclature from National to TI .................................................................................................. 1
5 Voltage Options
LP Package
3-Pin TO-92 NDP Package ()
Bottom View 3-Pin TO-252
Front View
P, D, DGK Packages
8-Pin PDIP, SOIC, VSSOP
Top View
NGT Package
8-Pin WSON
Top View
OUT 1 8 IN
SENSE 2 7 FEEDBACK
DAP
SHUTDOWN 3 6 VTAP
GND 4 5 ERROR
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2)
MIN MAX UNIT
Input supply voltage - SHUTDOWN input voltage error comparator output voltage (3) –0.3 30 V
(3) (4)
FEEDBACK input voltage –1.5 30 V
Power dissipation Internally Limited
Junction temperature, TJ 150
Wave 4 seconds, 260
°C
Soldering dwell time, temperature Infrared 10 seconds, 240
Vapor phase 75 seconds, 219
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/Distributors for availability and
specifications.
(3) May exceed input supply voltage.
(4) When used in dual-supply systems where the output terminal sees loads returned to a negative supply, the output voltage should be
diode-clamped to ground.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The junction-to-ambient thermal resistances are as follows: 157.4°C/W for the TO-92 (LP) package, 51.3°C/W for the TO-252 (NDP)
package, 56.3°C/W for the molded PDIP (P), 117.7°C/W for the molded plastic SOIC (D), 171°C/W for the molded plastic VSSOP
(DGK). The above thermal resistances for the P, D, and DGK packages apply when the package is soldered directly to the PCB. The
value of RθJA for the WSON (NGT) package is typically 43.3°C/W but is dependent on the PCB trace area, trace material, and the
number of layers and thermal vias. For details of thermal resistance and power dissipation for the WSON package, refer to AN-1187
Leadless Leadframe Package (LLP) (SNOA401).
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
(2) Thermal resistance value RθJA is based on the EIA/JEDEC High-K printed circuit board defined by JESD51-7 - High Effective Thermal
Conductivity Test Board for Leaded Surface Mount Packages.
(3) The PCB for the TO-252 (NDP) package RθJA includes twelve (12) thermal vias under the tab per EIA/JEDEC JESD51-5.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report, SPRA953.
(2) Thermal resistance value RθJA is based on the EIA/JEDEC High-K printed circuit board defined by JESD51-7 - High Effective Thermal
Conductivity Test Board for Leaded Surface Mount Packages.
(3) The PCB for the WSON (NGT) package RθJA includes six (6) thermal vias under the exposed thermal pad per EIA/JEDEC JESD51-5.
100 μA ≤ IL ≤ 100 mA 0.04% 0.1% 0.04% 0.1% 0.1% 0.2% See (4)
(7)
Load regulation 100 μA ≤ IL ≤ 100 mA, 0.04% 0.3% See (4)
–40°C ≤ TJ ≤ 125°C 0.04% 0.2% 0.1% 0.3% See (5)
(1) Unless otherwise noted, all limits apply for TA = TJ = 25°C as well as specified for VIN = (VONOM + 1 V), IL = 100 μA and CL = 1 μF for
5-V versions and 2.2 μF for 3-V and 3.3-V versions. Additional conditions for the 8-pin versions are FEEDBACK tied to VTAP, OUTPUT
tied to SENSE, and VSHUTDOWN ≤ 0.8 V.
(2) A Military RETS specification is available on request.
(3) All LP2950 devices have the nominal output voltage coded as the last two digits of the part number. In the LP2951 products, the 3-V
and 3.3-V versions are designated by the last two digits, but the 5-V version is denoted with no code at this location of the part number
(refer to the Package Option Addendum at end of data sheet).
(4) Ensured and 100% production tested.
(5) Ensured but not 100% production tested. These limits are not used to calculate outgoing AQL levels.
(6) Output or reference voltage temperature coefficient is defined as the worst case voltage change divided by the total temperature range.
(7) Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to
heating effects are covered under the specification for thermal regulation.
(8) Line regulation for the LP2951-N is tested at 150°C for IL = 1 mA. For IL = 100 μA and TJ = 125°C, line regulation is specified by design
to 0.2%. See Typical Characteristics for line regulation versus temperature and load current.
Copyright © 2000–2016, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Links: LP2950-N LP2951-N
LP2950-N, LP2951-N
SNVS764P – JANUARY 2000 – REVISED MAY 2016 www.ti.com
(9) Dropout voltage is defined as the input to output differential at which the output voltage drops 100 mV below its nominal value measured
at 1-V differential. At very low values of programmed output voltage, the minimum input supply voltage of 2 V (2.3 V over temperature)
must be taken into account.
(10) Thermal regulation is defined as the change in output voltage at a time T after a change in power dissipation is applied, excluding load
or line regulation effects. Specifications are for a 50 mA load pulse at VIN = 30 V (1.25-W pulse) for T = 10 ms.
(11) VREF ≤ VOUT ≤ (VIN − 1 V), 2.3 V ≤ VIN ≤ 30 V, 100 μA ≤ IL ≤ 100 mA, TJ ≤ TJMAX.
(12) Comparator thresholds are expressed in terms of a voltage differential at the FEEDBACK pin below the nominal reference voltage
measured at VIN = (VO(NOM) + 1) V. To express these thresholds in terms of output voltage change, multiply by the error amplifier gain =
VOUT/VREF = (R1 + R2) / R2.For example, at a programmed output voltage of 5 V, the ERROR output is specified to go low when the
output drops by 95 mV × 5 V / 1.235 V = 384 mV. Thresholds remain constant as a percent of VOUT as VOUT is varied, with the dropout
warning occurring at typically 5% below nominal, 7.5% ensured.
(13) VSHUTDOWN ≥ 2 V, VIN ≤ 30 V, VOUT = 0, FEEDBACK pin tied to VTAP.
Figure 13. LP2951-N Minimum Operating Voltage Figure 14. LP2951-N Feedback Bias Current
Figure 15. LP2951-N Feedback Pin Current Figure 16. LP2951-N Error Comparator Output
Figure 17. LP2951-N Comparator Sink Current Figure 18. LP2951-N Enable Transient
Figure 23. LP2951-N Output Noise Figure 24. LP2951-N Divider Resistance
Figure 27. LP2951-N Maximum Rated Output Current Figure 28. LP2950-N Maximum Rated Output Current
80 80
60 60
40 40
8 Detailed Description
8.1 Overview
The LP2950-N and LP2951-N are very high accuracy micro power voltage regulators with low quiescent current
(75 μA typical) and low dropout voltage (typical 40 mV at light loads and 380 mV at 100 mA). They are ideally
suited for use in battery-powered systems.
The LP2950-N and LP2951-N block diagram contains several features, including:
• Very high accuracy 1.23-V reference;
• Fixed 5-V, 3-V, and 3.3-V versions; and
• Internal protection circuitry, such as foldback current limit, and thermal shutdown.
The LP2951-N VERSIONS ONLY:
• Fixed 5-V, 3-V, and 3.3-V versions and programmable output version from 1.24 V to 29 V with an external
pair of resistors;
• Shutdown input, allowing turn off the regulator when the SHUTDOWN pin is pulled low; and
• Error flag output, which may be used for a power-on reset.
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
The reason for the lower ESR limit is that the loop compensation of the feedback loop relies on the capacitance
value and the ESR value of the output capacitor to provide the zero that gives added phase lead (See
Figure 37).
fZ = (1 / (2 × π × COUT × ESR)) (1)
Using the 2.2 µF value from the Output Capacitor ESR Range curve (Figure 37), a useful range for fZ can be
estimated:
fZ(MIN)= (1 / (2 x π × 2.2 µF x 5 Ω)) = 14.5 kHz (2)
fZ(MAX)= (1 / (2 x π × 2.2 µF x 0.05 Ω)) = 318 kHz (3)
For ceramic capacitors, the low ESR produces a zero at a frequency that is too high to be useful, so meaningful
phase lead does not occur. A ceramic output capacitor can be used if a series resistance is added
(recommended value of resistance about 0.1 Ω to 2 Ω) to simulate the needed ESR. Only X5R, X7R, or better,
MLCC types should be used, and should have a DC voltage rating at least twice the VOUT(NOM) value.
At lower values of output current, less output capacitance is required for stability. The capacitor can be reduced
to 0.33 μF for currents below 10 mA or 0.1 μF for currents below 1 mA. Using the adjustable versions at voltages
below 5 V runs the error amplifier at lower gains so that more output capacitance is needed. For the worst-case
situation of a 100-mA load at 1.23 V output (output shorted to Feedback) a 3.3-μF (or greater) capacitor should
be used.
Unlike many other regulators, the LP2950-N remains stable and in regulation with no load in addition to the
internal voltage divider. This is especially important in CMOS RAM keep-alive applications. When setting the
output voltage of the LP2951-N versions with external resistors, a minimum load of 1 μA is recommended.
Applications having conditions that may drive the LP2950-N/51 into nonlinear operation require special
consideration. Nonlinear operation occurs when the output voltage is held low enough to force the output stage
into output current limiting while trying to pull the output voltage up to the regulated value. The internal loop
response time controls how long it takes for the device to regain linear operation when the output has returned to
the normal operating range. There are three significant nonlinear conditions that need to be considered, all can
force the output stage into output current limiting mode, all can cause the output voltage to over-shoot with low
value output capacitors when the condition is removed, and the recommended generic solution is to set the
output capacitor to a value not less than 10 μF. Although the 10 μF value for COUT may not eliminate the output
voltage over-shoot in all cases, it should lower it to acceptable levels (< 10% of VOUT(NOM)) in the majority of
cases. In all three of these conditions, applications with lighter load currents are more susceptible to output
voltage over-shoot than applications with higher load currents.
1. At power-up, with the input voltage rising faster than output stage can charge the output capacitor.
VIN tRISE(MIN) > ((COUT / 100 mA) × ΔVIN)
where
• ΔVIN = VOUT(NOM) + 1 V (4)
2. Recovery from an output short circuit to ground condition.
COUT(MIN) ≈ (160 mA – ILOAD(NOM))/((VOUT(NOM)/10)/25 μs)) (5)
3. Toggling the LP2951-N SHUTDOWN pin from high (OFF) to low (ON).
COUT(MIN) ≈ (160 mA – ILOAD(NOM))/((VOUT(NOM)/10)/25 μs)) (6)
Copyright © 2000–2016, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Links: LP2950-N LP2951-N
LP2950-N, LP2951-N
SNVS764P – JANUARY 2000 – REVISED MAY 2016 www.ti.com
*When VIN ≤ 1.3 V, the error flag pin becomes a high impedance, and the error flag voltage rises to its pullup voltage.
Using VOUT as the pullup voltage (see Figure 40), rather than an external 5-V source, keeps the error flag voltage
under 1.2 V (typical) in this condition. The user may wish to divide down the error flag voltage using equal-value
resistors (10 kΩ suggested), to ensure a low-level logic signal during any fault condition, while still allowing a valid
high logic level during normal operation.
where
• VREF is the nominal 1.235-V reference voltage and IFB is the FEEDBACK pin bias current, nominally –20 nA (7)
The minimum recommended load current of 1 μA forces an upper limit of 1.2 MΩ on the value of R2, if the
regulator must work with no load (a condition often found in CMOS in standby). IFB produces a 2% typical error in
VOUT which may be eliminated at room temperature by trimming R1. For better accuracy, choosing R2 = 100 kΩ
reduces this error to 0.17% while increasing the resistor program current to 12 μA. Because the LP2951-N
typically draws 60 μA at no load with pin 2 open-circuited, this is a small price to pay.
*Drive with TTL-high to shut down. Ground or leave open if shutdown feature is not to be used.
Note: Pins 2 and 6 are left open.
Stray capacitance to the LP2951-N FEEDBACK pin can cause instability. This may especially be a problem
when using high value external resistors to set the output voltage. Adding a 100-pF capacitor between the OUT
pin and the FEEDBACK pin, and increasing the output capacitor to at least 3.3 μF, fixes this problem.
(8)
or about 0.01 μF. When doing this, the output capacitor must be increased to 3.3 μF to maintain stability. These
changes reduce the output noise from 430 μV to 100 μV rms for a 100-kHz bandwidth at 5-V output. With the
bypass capacitor added, noise no longer scales with output voltage so that improvements are more dramatic at
higher output voltages.
Figure 41. Line Transient Response Figure 42. Load Transient Response
*Minimum input-output voltage ranges from 40 mV to 400 mV, depending on load current. Current limit is typically 160
mA.
*Minimum input-output voltage ranges from 40 mV to 400 mV, depending on load current. Current limit is typically 160
mA.
For 5 VOUT, use internal resistors. Wire pin 6 to pin 7 and wire pin 2 to + VOUT bus.
*Optional latch off when drop out occurs. Adjust R3 for C2 Switching when Vin is 6 V.
**Outputs go low when VIN drops below designated thresholds.
For values shown, regulator shuts down when Vin < 5.5 V and turns on again at 6 V. Current drain in disconnected
mode is approximately 150 μA.
*Sets disconnect voltage.
**Sets disconnect hysteresis.
11 Layout
Output Input
Capacitor Capacitor
Ground
OUT IN VIN
VOUT
SENSE FEEDBACK
Ground
1 2 3
SHUTDOWN VTAP
GND
OUT
Error Pullup
IN
Resistor
GND ERROR VOUT
Input Output
Capacitor Capacitor
VIN VOUT
Figure 56. LP2950 Board Layout Figure 57. LP2951 VSSOP Board Layout
Ground
Output Input
Capacitor Capacitor
OUT 1 Exposed 8 IN VIN
Thermal Pad
VOUT
SENSE 2 7 FEEDBACK
SHUTDOWN 3 6 VTAP
Error Pullup
Resistor
GND 4 6 Thermal Vias 5 ERROR VOUT
Ground
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 23-May-2017
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
LP2950ACZ-3.0/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950A
& no Sb/Br) CZ3.0
LP2950ACZ-3.3/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950A
& no Sb/Br) CZ3.3
LP2950ACZ-5.0/LFT1 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950A
& no Sb/Br) CZ5.0
LP2950ACZ-5.0/LFT3 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950A
& no Sb/Br) CZ5.0
LP2950ACZ-5.0/LFT7 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950A
& no Sb/Br) CZ5.0
LP2950ACZ-5.0/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950A
& no Sb/Br) CZ5.0
LP2950CDT-3.0/NOPB ACTIVE TO-252 NDP 3 75 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-3.0
LP2950CDT-3.3 NRND TO-252 NDP 3 75 TBD Call TI Call TI -40 to 125 LP2950
CDT-3.3
LP2950CDT-3.3/NOPB ACTIVE TO-252 NDP 3 75 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-3.3
LP2950CDT-5.0/NOPB ACTIVE TO-252 NDP 3 75 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-5.0
LP2950CDTX-3.0/NOPB ACTIVE TO-252 NDP 3 2500 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-3.0
LP2950CDTX-3.3/NOPB ACTIVE TO-252 NDP 3 2500 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-3.3
LP2950CDTX-5.0 NRND TO-252 NDP 3 2500 TBD Call TI Call TI -40 to 125 LP2950
CDT-5.0
LP2950CDTX-5.0/NOPB ACTIVE TO-252 NDP 3 2500 Green (RoHS CU SN Level-2-260C-1 YEAR -40 to 125 LP2950
& no Sb/Br) CDT-5.0
LP2950CZ-3.0/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950
& no Sb/Br) CZ3.0
LP2950CZ-3.3/LFT3 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950
& no Sb/Br) CZ3.3
LP2950CZ-3.3/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950
& no Sb/Br) CZ3.3
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 23-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
LP2950CZ-5.0/LFT1 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950
& no Sb/Br) CZ5.0
LP2950CZ-5.0/LFT3 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950
& no Sb/Br) CZ5.0
LP2950CZ-5.0/LFT7 ACTIVE TO-92 LP 3 2000 Green (RoHS CU SN N / A for Pkg Type 2950
& no Sb/Br) CZ5.0
LP2950CZ-5.0/NOPB ACTIVE TO-92 LP 3 1800 Green (RoHS CU SN N / A for Pkg Type -40 to 125 2950
& no Sb/Br) CZ5.0
LP2951ACM NRND SOIC D 8 95 TBD Call TI Call TI -40 to 125 2951
ACMC
LP2951ACM-3.0/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951A
& no Sb/Br) CM30C
LP2951ACM-3.3 NRND SOIC D 8 95 TBD Call TI Call TI -40 to 125 2951A
CM33C
LP2951ACM-3.3/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951A
& no Sb/Br) (CM33>D ~ CM33C)
LP2951ACM/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951
& no Sb/Br) ACM>D
LP2951ACMM NRND VSSOP DGK 8 1000 TBD Call TI Call TI -40 to 125 L0DA
LP2951ACMM-3.0 NRND VSSOP DGK 8 1000 TBD Call TI Call TI -40 to 125 L0BA
LP2951ACMM-3.0/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0BA
& no Sb/Br)
LP2951ACMM-3.3 NRND VSSOP DGK 8 1000 TBD Call TI Call TI -40 to 125 L0CA
LP2951ACMM-3.3/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0CA
& no Sb/Br)
LP2951ACMM/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0DA
& no Sb/Br)
LP2951ACMMX-3.0/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0BA
& no Sb/Br)
LP2951ACMMX-3.3/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0CA
& no Sb/Br)
LP2951ACMMX/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0DA
& no Sb/Br)
LP2951ACMX NRND SOIC D 8 2500 TBD Call TI Call TI -40 to 125 2951
(ACM>D ~ ACMC)
Addendum-Page 2
PACKAGE OPTION ADDENDUM
www.ti.com 23-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
LP2951ACMX-3.0/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951A
& no Sb/Br) CM30C
LP2951ACMX-3.3/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951A
& no Sb/Br) (CM33>D ~ CM33C)
LP2951ACMX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951
& no Sb/Br) (ACM>D ~ ACMC)
LP2951ACN/NOPB ACTIVE PDIP P 8 40 Green (RoHS CU SN Level-1-NA-UNLIM -40 to 125 LP
& no Sb/Br) 2951ACN
LP2951ACSD NRND WSON NGT 8 1000 TBD Call TI Call TI -40 to 125 2951AC
LP2951ACSD/NOPB ACTIVE WSON NGT 8 1000 Green (RoHS CU NIPDAU | CU SN Level-1-260C-UNLIM -40 to 125 2951AC
& no Sb/Br)
LP2951ACSDX-3.3/NOPB ACTIVE WSON NGT 8 4500 Green (RoHS CU NIPDAU | CU SN Level-1-260C-UNLIM -40 to 125 51AC33
& no Sb/Br)
LP2951ACSDX/NOPB ACTIVE WSON NGT 8 4500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951AC
& no Sb/Br)
LP2951CM NRND SOIC D 8 95 TBD Call TI Call TI -40 to 125 2951
CMC
LP2951CM-3.0/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951C
& no Sb/Br) M30C
LP2951CM-3.3 NRND SOIC D 8 95 TBD Call TI Call TI -40 to 125 2951C
M33C
LP2951CM-3.3/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951C
& no Sb/Br) M33>D
LP2951CM/NOPB ACTIVE SOIC D 8 95 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951
& no Sb/Br) (CM>D ~ CMC)
LP2951CMM NRND VSSOP DGK 8 1000 TBD Call TI Call TI -40 to 125 L0DB
LP2951CMM-3.0/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0BB
& no Sb/Br)
LP2951CMM-3.3/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0CB
& no Sb/Br)
LP2951CMM/NOPB ACTIVE VSSOP DGK 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0DB
& no Sb/Br)
LP2951CMMX NRND VSSOP DGK 8 3500 TBD Call TI Call TI -40 to 125 L0DB
LP2951CMMX-3.0/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0BB
& no Sb/Br)
LP2951CMMX-3.3 NRND VSSOP DGK 8 3500 TBD Call TI Call TI -40 to 125 L0CB
Addendum-Page 3
PACKAGE OPTION ADDENDUM
www.ti.com 23-May-2017
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
LP2951CMMX-3.3/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0CB
& no Sb/Br)
LP2951CMMX/NOPB ACTIVE VSSOP DGK 8 3500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 L0DB
& no Sb/Br)
LP2951CMX NRND SOIC D 8 2500 TBD Call TI Call TI -40 to 125 2951
(CM>D ~ CMC)
LP2951CMX-3.0/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951C
& no Sb/Br) M30C
LP2951CMX-3.3/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951C
& no Sb/Br) (M33>D ~ M33C)
LP2951CMX/NOPB ACTIVE SOIC D 8 2500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 2951
& no Sb/Br) CM>D
LP2951CN/NOPB ACTIVE PDIP P 8 40 Green (RoHS CU SN Level-1-NA-UNLIM -40 to 125 LP
& no Sb/Br) 2951CN
LP2951CSD-3.0/NOPB ACTIVE WSON NGT 8 1000 Green (RoHS CU NIPDAU | CU SN Level-1-260C-UNLIM -40 to 125 51AC30B
& no Sb/Br)
LP2951CSD-3.3/NOPB ACTIVE WSON NGT 8 1000 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 51AC33B
& no Sb/Br)
LP2951CSD/NOPB ACTIVE WSON NGT 8 1000 Green (RoHS CU NIPDAU | CU SN Level-1-260C-UNLIM -40 to 125 2951ACB
& no Sb/Br)
LP2951CSDX-3.3/NOPB ACTIVE WSON NGT 8 4500 Green (RoHS CU SN Level-1-260C-UNLIM -40 to 125 51AC33B
& no Sb/Br)
LP2951CSDX/NOPB ACTIVE WSON NGT 8 4500 Green (RoHS CU NIPDAU | CU SN Level-1-260C-UNLIM -40 to 125 2951ACB
& no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
Addendum-Page 4
PACKAGE OPTION ADDENDUM
www.ti.com 23-May-2017
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
• Automotive: LP2951-Q1
• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects
Addendum-Page 5
PACKAGE MATERIALS INFORMATION
www.ti.com 10-Aug-2016
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 10-Aug-2016
Pack Materials-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 10-Aug-2016
Pack Materials-Page 3
PACKAGE MATERIALS INFORMATION
www.ti.com 10-Aug-2016
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
LP2951ACSDX/NOPB WSON NGT 8 4500 367.0 367.0 35.0
LP2951CMM VSSOP DGK 8 1000 210.0 185.0 35.0
LP2951CMM-3.0/NOPB VSSOP DGK 8 1000 210.0 185.0 35.0
LP2951CMM-3.3/NOPB VSSOP DGK 8 1000 210.0 185.0 35.0
LP2951CMM/NOPB VSSOP DGK 8 1000 210.0 185.0 35.0
LP2951CMMX VSSOP DGK 8 3500 367.0 367.0 35.0
LP2951CMMX-3.0/NOPB VSSOP DGK 8 3500 367.0 367.0 35.0
LP2951CMMX-3.3 VSSOP DGK 8 3500 367.0 367.0 35.0
LP2951CMMX-3.3/NOPB VSSOP DGK 8 3500 367.0 367.0 35.0
LP2951CMMX/NOPB VSSOP DGK 8 3500 367.0 367.0 35.0
LP2951CMX SOIC D 8 2500 367.0 367.0 35.0
LP2951CMX-3.0/NOPB SOIC D 8 2500 367.0 367.0 35.0
LP2951CMX-3.3/NOPB SOIC D 8 2500 367.0 367.0 35.0
LP2951CMX/NOPB SOIC D 8 2500 367.0 367.0 35.0
LP2951CSD-3.0/NOPB WSON NGT 8 1000 203.0 203.0 35.0
LP2951CSD-3.3/NOPB WSON NGT 8 1000 210.0 185.0 35.0
LP2951CSD/NOPB WSON NGT 8 1000 203.0 203.0 35.0
LP2951CSDX-3.3/NOPB WSON NGT 8 4500 367.0 367.0 35.0
LP2951CSDX/NOPB WSON NGT 8 4500 346.0 346.0 35.0
Pack Materials-Page 4
MECHANICAL DATA
NGT0008A
SDC08A (Rev A)
www.ti.com
PACKAGE OUTLINE
LP0003A SCALE 1.200 SCALE 1.200
TO-92 - 5.34 mm max height
TO-92
5.21
4.44
EJECTOR PIN
OPTIONAL
5.34
4.32
(1.5) TYP
(2.54) SEATING
2X NOTE 3 PLANE
4 MAX
(0.51) TYP
6X
0.076 MAX
SEATING
PLANE
3X
12.7 MIN
0.43
2X 0.55 3X
3X 0.35
2.6 0.2 0.38
2X 1.27 0.13
FORMED LEAD OPTION
OTHER DIMENSIONS IDENTICAL STRAIGHT LEAD OPTION
TO STRAIGHT LEAD OPTION
2.67
3X
2.03 4.19
3.17
3 2 1
3.43 MIN
4215214/B 04/2017
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Lead dimensions are not controlled within this area.
4. Reference JEDEC TO-226, variation AA.
5. Shipping method:
a. Straight lead option available in bulk pack only.
b. Formed lead option available in tape and reel or ammo pack.
c. Specific products can be offered in limited combinations of shipping medium and lead options.
d. Consult product folder for more information on available options.
www.ti.com
EXAMPLE BOARD LAYOUT
LP0003A TO-92 - 5.34 mm max height
TO-92
FULL R
0.05 MAX (1.07) TYP
ALL AROUND METAL 3X ( 0.85) HOLE
TYP TYP
2X
METAL
(1.5) 2X (1.5)
2X
SOLDER MASK
OPENING
1 2 3
(R0.05) TYP 2X (1.07)
(1.27)
SOLDER MASK
(2.54)
OPENING
METAL
2X
1 2 3 SOLDER MASK
(R0.05) TYP
(2.6) OPENING
SOLDER MASK
OPENING (5.2)
4215214/B 04/2017
www.ti.com
TAPE SPECIFICATIONS
LP0003A TO-92 - 5.34 mm max height
TO-92
13.7
11.7
32
23
16.5
15.5
11.0 9.75
8.5 8.50
19.0
17.5
4215214/B 04/2017
www.ti.com
MECHANICAL DATA
NDP0003B
TD03B (Rev F)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2017, Texas Instruments Incorporated