Scribd Logo
Upload

Welcome to Scribd!

  • Timing Diagram JK-FLIP-FLOP (PJJ) PDF

    Uploaded by

    Siti Khodijah
    131 views7 pages
    The document discusses timing diagrams and truth tables for D-flip flops and JK-flip flops. It shows the pin configurations and diagrams for the 7474 D-flip flop integrated circuit and the 7476 JK-flip flop integrated circuit. It also provides descriptions of how the flip flops work in response to clock and input signals.

    Original Description:

    Original Title

    13. Timing Diagram JK-FLIP-FLOP (PJJ).pdf

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document discusses timing diagrams and truth tables for D-flip flops and JK-flip flops. It shows the pin configurations and diagrams for the 7474 D-flip flop integrated circuit and the 7476 JK-flip flop integrated circuit. It also provides descriptions of how the flip flops work in response to clock and input signals.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    131 views7 pages

    Timing Diagram JK-FLIP-FLOP (PJJ) PDF

    Uploaded by

    Siti Khodijah
    The document discusses timing diagrams and truth tables for D-flip flops and JK-flip flops. It shows the pin configurations and diagrams for the 7474 D-flip flop integrated circuit and the 7476 JK-flip flop integrated circuit. It also provides descriptions of how the flip flops work in response to clock and input signals.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 7

    0 0 0 0 0 0 0 0 0 0 0 0 0 0

    1 1 1 1 1 1 1 1 1 1 1 1 1 1
    0
    1
    0
    1
    0
    1 TIMING DIAGRAM
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1 FLIP-FLOP
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0
    1
    0 0 0 0 0 0 0 0 0 0 0 0 0 0
    1 1 1 1 1 1 1 1 1 1 1 1 1 1
    0 0 0 0 0 0 0 0 0 0 0 0 0 0
    1 1 1 1 1 1 1 1 1 1 1 1 1 1
    0 0 0 0 0 0 0 0 0 0 0 0 0 0
    1 1 1 1 1 1 1 1 1 1 1 1 1 1
    0 0 0 0 0 0 0 0 0 0 0 0 0 0
    1 1 1 1 1 1 1 1 1 1 1 1 1 1
    0 0 0 0 0 0 0 0 0 0 0 0 0 0
    D-Flip-Flop (TTL 7474)
    Preset/ Tabel Kebenaran D-FF
    Set
    INPUT OUTPUT
    Preset Clear Clock D Q Q
    D Q 0 0 X X Terlarang
    CLK 0 1 X X 1 0
    FF
    1 0 X X 0 1
    Q 1 1 0 0 1
    1 1 1 1 0

    Clear/ Ket :
    Reset D : Input
    Preset & Clear : Aktif Rendah
    Q : Output Normal
    Q : Output Inverse
    : Clock Positif going edge
    D-Flip-Flop (TTL 7474)
    Preset/Set
    Tabel Kebenaran D-FF
    INPUT OUTPUT
    D Q Preset Clear Clock D Q Q
    CLK 0 0 x x Terlarang
    FF 0 1 x x 1 0
    1 0 x x 0 1
    Q 1 1 0 0 1
    1 1 1 1 0
    Clock Positif going edge Ket :
    D : Input
    Clear/Reset Preset & Clear : Aktif Rendah
    Timing Diagram Q : Output Normal
    Q : Output Inverse

    1 2 3 4 5 6 7 8 9 10 11 12
    CLK
    Preset/Set 0 0 1

    Clear/Reset 0 1 0

    x x x
    D
    x x 1 0
    Q
    x x 0 1
    Q
    JK-Flip-Flop (TTL 7476)
    Preset/Set Tabel Kebenaran JK-FF
    INPUT OUTPUT
    Preset Clear Clock J K Q Q
    J Q 0 0 x x x Terlarang
    CLK 0 1 x x x 1 0
    FF 1 0 x x x 0 1
    1 1 0 0 Qn Qn
    K Q 1 1 0 1 0 1
    1 1 1 0 1 0
    1 1 1 1 Qn Qn
    Clear/Reset
    Ket :
    J & K : Input
    Preset & Clear : Aktif Rendah
    Q : Output Normal
    Q : Output Inverse
    : Clock Negatif going edge
    JK-Flip-Flop (TTL 7476)
    Preset/Set Tabel Kebenaran JK-FF
    INPUT OUTPUT
    Preset Clear Clock J K Q Q
    J Q 0 0 x x x Terlarang
    CLK 0 1 x x x 1 0
    FF 1 0 x x x 0 1
    1 1 0 0 Qn Qn
    K Q 1 1 0 1 0 1
    1 1 1 0 1 0
    1 1 1 1 Qn Qn
    Clear/Reset Timing Diagram Clock : Negatif going edge

    1 2 3 4 5 6 7 8 9 10 11 12
    CLK
    Preset/Set 0 0 1

    Clear/Reset 0 1 0

    x x x
    J
    x x x
    K
    x x 1 0
    Q
    Q x x 0 1
    IC Flip-Flop
    • IC 7474 D-FF • IC 7476 JK-FF

    4 10 2 7

    1PRE 2PRE 1PRE 2PRE


    2 5 12 9 4 15 9 11
    1D 1Q 2D 2Q 1J 1Q 2J 2Q
    3 11 1 6
    1CLK 2CLK 1CLK 2CLK
    6 8 16 14 12 10
    1Q 2Q 1K 1Q 2K 2Q
    1CLR 2CLR 1CLR 2CLR

    1 13 3 8
    Finish

    You might also like