Professional Documents
Culture Documents
AICL01 Expt7 Report1
AICL01 Expt7 Report1
Software: LTSPICE
Group Number 1:
1. Omkar Bhilare 191060901
2. Omkar Sargar 181060047
3. Om Fuke 181060046
4. Lukesh Ankamwar 181060038
Circuit 1:
6 Bit DAC:
Explanation:
A D/A Converter is used when the binary output from a digital system is to be
converted into its equivalent analog voltage or current.The binary output will be a
sequence of 1’s and 0’s. Thus they may be difficult to follow. But, a D/A converter helps
the user to interpret easily.
An alternative to the binary weighted input DAC is the R-2R Ladder, which uses fewer
unique resistor values thus does not require precision resistors. A disadvantage of the
former DAC design was its requirement of several different precise input resistor values:
one unique value per binary input bit . Its advantage compared to the binary weighted is it
only has two values of resistors, thus the actual values used is relatively less important if
it is extremely large values.
Circuit:
We have implemented the R-2R method of DAC circuit. The formula for the output voltage is
Vo = Vref*(-Rf/R)*(1/64+1/32+1/16 + 1/8 + 1/4 + 1/2). We selected the appropriate value of
Vref so that the output range can go up to 5V. Hence, the digital pulses can be converted into
analog signals of desired value.As we supply digital bits in the form of voltage given to the
resistors, we get analog output.
Circuit 2: Adjustable Positive Regulator IC
Procedure:
Diagram:
Resistor Combination:
Procedure:
1. First, we downloaded the LM741 spice model from texas instrument’s site.
2. Then imported that file in LTSPICE using “.include LM741.MOD” and then
changed the basic op-amp name to “LM741/NS”.
3. For 3 BIT adc we used hierarchical schematics in LTSPICE for further
extension of bits of ADC.
4. First we created the schematic and symbol for 3 BIT ADC. Which Accepts Vin
and Vref as input.
5. We also kept Vref_L as input, for normal 3BIT ADC VREF_L can be grounded,
but for 4BIT ADC Vref_L can be connected to the Next 3 BIT ADC vref and
other 3 BIT ADC vref_L can be grounded.
6. We also created our own PRIORITY ENCODER in reference with 74LS148,
we also gave ES, EI AND GS options for cascading of priority encoders.
7. We tested the ADC for triangular wave, and output matches with theoretical
expectations.
Top Level Circuit: 3BIT ADC (Vref = 10V)
000 0 - 1.25
011 3.75 -5
100 5 - 6.25
111 8.75 - 10
ADC OUTPUT:
As shown in the above image ADC producing proper digital output from 000 to 111 For
input range of 0-10V
Thus we have studied and verified output of DAC, ADC and LM317 regulator IC, In which we
have understood the use of flash adc and how many comparators need for one and how to
cascade them to make higher bit adc. Also we made a DAC using R2R ladder network and to
power these circuit from battery we can use LM,317 IC regulated at 5V.