Download as pdf or txt
Download as pdf or txt
You are on page 1of 3

LM4558 ®

LM4558 Pb
Pb Free Plating Product
SOP8,DIP8 DUAL OPERATIONAL AMPLIFIERS INTEGRATED CIRCUIT

FEATURES
● No frequency Compensation Required SOP8/ DIP8 PKG
● No latch-up
Out 1 8 Vcc
● Large common mode and differential voltage range
● Parameter tracking over temperature range
● Gain and phase match between amplifiers IN1(-) 2 7 Out2
● Internally frequency compensated A B
● Low noise input transistors IN1 (+) 3 - + + - 6 IN2 (-)

Gnd 4 5 IN2 (+)

ORDERING INFORMATION
Device Package
LM4558D 8 SOP
LM4558N 8 DIP

DESCRIPTIONS
The LM4558 devices is a monolithic integrated circuit designed for dual operational amplifier.
The high common-mode input voltage range and the absence of latch-up make these amplifiers ideal for
voltage-follower applications. The devices are short-circuit protected and the internal frequency compen
-sation ensures stability without external components.
The LM4558 is characterized for operation from 0oC TO 70oC.

SCHEMATIC (EACH AMPLIFIER)

Vcc+

IN-

IN+

OUT

Vcc-

Rev.05 Page 1/3

© 2006 Thinki Semiconductor Co.,Ltd. http://www.thinkisemi.com/


LM4558 ®

Absolute maximum ratings over operating free-air temperature range.


LM4558 UNIT
Supply Voltage VCC ± 22 V
Differential Input Voltage VI(DIFF) ±30 V
Input Voltage VI ±15 V
Duration of output short circuit to ground, one amplifier at a time Unlimited
Tstg o
Short temperature range -65 to 150 C

Recommended operating conditions


MIN MAX UNIT
Vcc+ 5 15
Supply voltage V
Vcc- -5 -15
o
Operating free-air temperature, T A LM4558 0 70 C

Electrical characterisitics at specified free-air temperature, V CC = 15V(unless otherwise noted)


LM4558
PARAMETER TEST CONDITIONS* UNIT
MIN TYP MAX
VIO VO=0 25℃ 0.5 5
Input Offset Voltage ㎷
Full Range 6

V01/V02 RS=100 Ω
Open 85
Crosstalk attenuation f=1kHz 25℃
AVD=100 100
IIO 25℃ 5 200
VO=0 ㎁
Input Offset Current Full Range 500

rJ Input resistance 25℃ 0 5 MΩ

IIB 25℃ 140 500


VO=0 ㎁
Input Bias Current Full Range 1500
VICR
Common-Mode Input Voltage range 25℃ ±12 ±14 V

RL = 10 ㏀ 25℃ ±12 ±14


VOM RL = 2 ㏀ 25℃ ±10 ±13
V
Maximum output voltage swing RL ≥2㏀
Full Range ±10

AVD VO=±10V
25℃ 50 350
Large-Signal Differential RL ≥2㏀ V/㎷
Voltage Amplification Full Range 25
CMRR VCC=5V to MAX,
25℃ 65 80 ㏈
Common-Mode Rejection Ratio VIC=VICR MIN
KSVS Supply Voltage Sensitivity
25℃ 30 150 ㎶/V
Ratio(ΔVIO/ΔVCC)
V01/V02
f=1 kHz to 20kHz 25℃ 120 ㏈
Crosstalk Attenuation
ICC VO=o, No Load 25℃ 2.5 5.6
Supply Current (Both Amplifiers) TA(min) 3.0 6.6 ㎃
TA(max) 2.0 5.0
* All characteristics are measured under open-loop conditions with zero common-mode input voltage unless
otherwise specified. Full range is 0 oC to 70 Oc. TA(min) = 0oC. TA(max)= 70oC.

Rev.05 Page 2/3

© 2006 Thinki Semiconductor Co.,Ltd. http://www.thinkisemi.com/


LM4558 ®

TYPICAL PERFORMANCE CHARACTERISTICS

1000 100 10

OUTPUT NOISE (rms) (mV


GV=1000

INPUT NOISE (rms) (㎶)


Input Noise(peak) (㎶)

100 10 1.0

GV=100

10 1.0 0.1 GV=10

GV=1

0 0 0
10 100 1.0k 10k 100k 10M 10 100 1.0k 10k 100k 1M 10 100 1.0k 10k 100k 1M
SOURCE RESISTANCE(Ω) SOURCE RESISTANCE(Ω) SOURCE RESISTANCE(Ω)
Figure 1. Burst Noise vs Source Resistance Figure 2. RMS Noise vs Source Resistance Figure 3. Output Noise vs Source Resistance

140 180
140
120 160
PHASE MARGIN (DECREES)
120
Gv =10, Rs=100㏀
Avol. VOLTAGE GAIN (dB)

100 140
100
INPUT NOISE

80 120
80
60 100
UNITY
60 G
40 80

40 20 60

20 0 40
0 -20 20
10 100 1.0K 10k 100k 1.0 10 100 1.0k 10K 100K 1M 10M 1.0 10 100 1.0k 10K 100K 1M 10M
FREQUENCY(㎐) FREQUENCY(㎐) FREQUENCY(㎐)
Figure 4. Spectral Noise Density Figure 5. Open Loop Frequency Response Figure 6. Phase Margin vs Frequency

OUTPUT CHARACTERISITICS
CURRENT SINKING

1 15
±15 supplies ±15 supplies 24
1 13
V0-OUTPUT VOLTAGE(Vp-p)
(V )

(V )

20
VO-OUTPUT VOLTAGE peak

VO-OUTPUT VOLTAGE peak

1 ±12 11 ±12
16
9. 9.0
±9 ±9
12
7. 7.0

±6 ±6 8
5. 5.0

4
3. 3.0
±3 ±3
1. 1.0 0
10 50 1.0 2.0 10 20 50 100 100 500 1.0K2.0K 10k 20k 50k 100k 10 100 1.0k 10k 100k 1000k 1M
LOAD RESISTANCE (Ω) LOAD RESISTANCE (Ω) FREQUENCY(Hz)

Figure 7. Positive Output Voltage Swing vs Load Resistance Figure 7. Negative Output Voltage Swing vs Load Resistance Figure 9. Power Bandwidth

Rev.05 Page 3/3

© 2006 Thinki Semiconductor Co.,Ltd. http://www.thinkisemi.com/

You might also like