Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 10

Department of Electrical

Engineering
Faculty of Engineering & Applied Sciences
Riphah International University, Islamabad, Pakistan

Program: B.Sc. Electrical Engineering Semester: IV


Subject EE-213-L Electronic Devices & Circuits Date: …………….
Experiment 4: To analyze the Differential Amplifier Circuit and find out its gain
OBJECTIVES:

(i) To understand the concept and working of Differential Amplifier Circuit.


(ii) To analyze the input and output of Differential Amplifier.

Muhammad Hunzla SAP id: 12859

Performance Lab Report

Description Total Marks Description Total Marks


Marks Obtained Marks Obtained
Ability to 5 Organization/Structure 5
conduct
Experiment
Data Analysis & 5 Calculation & Data 5
Interpretation Presentation
Total Marks obtained

Remarks (if any): ………………………………….

Name & Signature of faculty: …………………………………


Title:
To analyze differential amplifier circuit and to find out its gain.

Objectives:
The objective of this lab is to analyze the working of differential amplifier and to analyze its
gain. And to analyze that which type of differential amplifier gives more better and amplified
results.

Introduction and Theory:


A differential amplifier is designed to give the difference between two input signals. There are
two inputs and two outputs. When a differential amplifier is driven at one inputs, the output
appears at both the collector outputs.
A BJT differential pair, can be used to amplify the differential input signal Vid=(Vi 1−Vi 2)
1
while rejecting the common-mode signal Vic= (Vi 1+Vi 2). The two resistors are assumed to be
2
matched and so are the BJT’s Q1 and Q2.

When the input signal is applied to Q1 and there will be a high voltage drop across the collector
resistor, and thus the collector of Q1 will be less positive. When Q1 is turned on by the positive
value of the voltage the current through the emitter resistance increases as the emitter current is
almost equal to the collector current. Thus the voltage drop across RE increases and makes the
emitter of both transistors going in a positive direction. Making Q2 emitter positive is the same
as making the base of Q2 negative. In such a condition the transistor Q2 will conduct less current
which in turn will cause less voltage drop in RC 2 and thus the collector of T2 will go in a
positive direction for positive input. Thus non inverting output appears at the collector of
transistor Q2 for input base of Q1.

Single input Unbalanced Output:


In this case only, one input signal is given and output is collected from only one collector. The
voltage is applied at Q1 and its amplified and inverting output is collected at the collector of the
transistor Q1. While the base and collector of the transistor Q2 is grounded. This will give us
unbalanced output with unnecessary DC content.

Single input Balanced Output:


In this case, one input signal is given to Q1 while the output is collected from both collectors of
the transistor of Q1 and Q2. This will give us more amplified version of the output with no
unnecessary DC content.

Dual input Unbalanced Output:


In this case, the input signal will be applied to both transistors Q1 and Q2 while the output will
be collected from only one collector of the transistor Q1. This unbalanced output will contain
unnecessary DC content. Amplified version of difference in both signals will be available at the
output.

Dual input Balanced Output:


In this case, the input signal is given to both transistors Q1 and Q2 and output is collector from
the collectors of both the transistors Q1 and Q2. This gives us a balanced output with more
amplified version. This will have no dc content.

Procedure:
1. Perform DC analysis of the circuit and find out all the DC quantities of the circuit.
2. Now draw the circuit above on the LTspice simulations.
3. Give it Vin 20mv peak-peak and 1KHz frequency.
4. Follow all four configurations, and observe their output signal.
5. Change the frequency and voltage of the input and note changes.
6. Note the readings in a table and find the voltage gain.

Tasks:
1. Single input unbalanced output:
2. Single input balanced output:

3. Dual input unbalanced output:


4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.

21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33.
34.
35.
36.
37.
38.
39.
40.
41.
42.
43.
44.
45.
46.
47.
48.
49.
50.
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
61.
62.
63.
64.
65.
66.
67.
68.
69.
70.
71.
72.
73.
74.
75.
76.
77.
78.
79.
80.
81.
82.
83.
84.
85.
86.
87.
88.
89.
90.
91.
92.
93.
94.
95.
96.
97.
98.
99.
100.
101.
102.
103.
104.
105.
106.
107.
108.
109.
110.
111.
112.
113.
114.
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
126.
127.
128.
129.
130.
131.
132.
133.
134.
135.
136.
137.
138.
139.
140.
141.
142.
143.
144.
145.
146.
147.
148.
149.
150.
4. dual input balanced output:

Observations and discussion:


From this we have observed that, a differential amplifier gives more amplified output with less
noise as we add more transistors and collect the output from their respective collectors. As we
have seen in above configuration that dual input and balanced output configuration give us more
amplified output than all other three configurations.
Dual input balanced output differential amplifier uses two input signals, the configuration is said
to be dual input and the output voltage is measured between two collectors, it is referred to as a
balanced output because both the collectors are at the same dc potential w.r.t. ground. The output
voltage is measured between two collectors C1 and C2 which are at same dc potentials.

Conclusion:
From this lab I have concluded that , how to analyze a BJT differential amplifier and which
configuration of it provides more amplified and better version of the output .i.e. Dual input and
Balanced output configuration. Because the output is collected between the two collectors as it is
a combined output of two transistors.

You might also like