Professional Documents
Culture Documents
Analog To Digital Converter and Vise Vers
Analog To Digital Converter and Vise Vers
Conversion Technique
Analogue to digital conversion enables any signal to be described by a
set of equally spaced amplitude values, provided that the spacing on
the time scale (the sampling interval) is small enough. It is the
process of transforming the signal from the analog domain to the
digital domain. This process could take place at baseband, as is the
case of direct conversion receivers, or at intermediate frequency (IF)
or low IF depending on the requirements and consequently on the
receiver architecture pursued by the designers.
The First Conversion
The actual analog-to-digital conversion is a two-step process. First we
need to take a sample of the input voltage signal; only then we can
disconnect the input and perform the actual conversion of the sampled
voltage into a numerical value. The two distinct phases are controlled
by two separate control bits in
the AD1CON1 register: SAMP and DONE. The timing of the two
phases is important to provide the necessary accuracy of the
measurement.
During the sampling phase the external signal is connected to an
internal capacitor that needs to be charged up to the input voltage.
Enough time must be provided for the capacitor to track the input
voltage and this time is mainly proportional to the impedance of the
input signal source as well as the internal capacitor value. In general,
the longer the sampling time, the better is the result compatibility with
the input signal frequency
PARALLEL A/D CONVERTER
Parallel A/D conversion (sometimes called flash conversion) is the
fastest technique available and the simplest to understand. However,
its practicality is limited to small numbers of bits, since it requires 2 N –
1 comparator circuits in order to produce an N-bit digital output. For
example, producing a 3-bit digital output (8 states) requires 23 – 1, or
7, comparator circuits plus a significant amount of
logic circuitry. Figure 8.10 shows the complete schematic diagram of a
3-bit parallel A/D converter circuit (including decoder logic).
If b2=1, and b3=b1=b0=0, then the output voltage is V0=3R (i2/4) =Vref/4 and
the circuit is simplified as below
If b1=1 and b2=b3=b0=0, then the circuit shown in the figure below it is a
simplified form of the above DAC circuit. The output voltage is V0=3R (i1/8)=
Vref/8
Finally, the circuit is shown in below corresponding to the case where b0=1
and b2=b3=b1=0. The output voltage is V0=3R (i0/16) = Vref/16