Professional Documents
Culture Documents
SV and Verilog Assignamnt
SV and Verilog Assignamnt
(a) module target (clk, regA, regB, mask); (b) module vector_operand (Bi,stdy,tap);
input [0:3] Bi,stdy;
input clk;
output [0:3] tap;
input [3:0] regA, mask;
output [3:0] regB;
assign tap = Bi ^ stdy;
reg [3:0] regB;
endmodule
Always @ (posedge clk)
regB <= regA & mask;
endmodule