LCD TV: Service Manual

Internal Use Only
North/Latin America http://aic.lgservice.com

Europe/Africa http://eic.lgservice.com
Asia/Oceania http://biz.lgservice.com
LCD TV
SERVICE MANUAL
CHASSIS : LA01B
MODEL : 42LD420 42LD420-UA
CAUTION
BEFORE SERVICING THE CHASSIS,
READ THE SAFETY PRECAUTIONS IN THIS MANUAL.
P/NO : MFL63260808 (1005-REV00) Printed in Korea

CONTENTS
CONTENTS .............................................................................................. 2
SAFETY PRECAUTIONS ......................................................................... 3
SPECIFICATION ....................................................................................... 6
ADJUSTMENT INSTRUCTION .............................................................. 10
EXPLODED VIEW .................................................................................. 16
SVC. SHEET ...............................................................................................
Copyright LG Electronics. Inc. All right reserved. -2- LGE Internal Use Only
Only for training and service purposes
SAFETY PRECAUTIONS
IMPORTANT SAFETY NOTICE

Many electrical and mechanical parts in this chassis have special safety-related characteristics. These parts are identified by in the
Schematic Diagram and Exploded View.
It is essential that these special safety parts should be replaced with the same components as recommended in this manual to prevent
Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
General Guidance Leakage Current Hot Check (See below Figure)

Plug the AC cord directly into the AC outlet.
An isolation Transformer should always be used during the
servicing of a receiver whose chassis is not isolated from the AC Do not use a line Isolation Transformer during this check.
power line. Use a transformer of adequate power rating as this Connect 1.5K/10watt resistor in parallel with a 0.15uF capacitor
protects the technician from accidents resulting in personal injury between a known good earth ground (Water Pipe, Conduit, etc.)
from electrical shocks. and the exposed metallic parts.
Measure the AC voltage across the resistor using AC voltmeter
It will also protect the receiver and it's components from being with 1000 ohms/volt or more sensitivity.
damaged by accidental shorts of the circuitry that may be Reverse plug the AC cord into the AC outlet and repeat AC voltage
inadvertently introduced during the service operation. measurements for each exposed metallic part. Any voltage
measured must not exceed 0.75 volt RMS which is corresponds to
If any fuse (or Fusible Resistor) in this TV receiver is blown, 0.5mA.
replace it with the specified. In case any measurement is out of the limits specified, there is
possibility of shock hazard and the set must be checked and
When replacing a high wattage resistor (Oxide Metal Film Resistor, repaired before it is returned to the customer.
over 1W), keep the resistor 10mm away from PCB.
Leakage Current Hot Check circuit
Keep wires away from high voltage or high temperature parts.
AC Volt-meter
Before returning the receiver to the customer,
always perform an AC leakage current check on the exposed

metallic parts of the cabinet, such as antennas, terminals, etc., to
be sure the set is safe to operate without damage of electrical Good Earth Ground
shock. such as WATER PIPE,
To Instrument’s CONDUIT etc.
0.15uF
Leakage Current Cold Check(Antenna Cold Check) exposed
METALLIC PARTS
With the instrument AC plug removed from AC source, connect an
electrical jumper across the two AC plug prongs. Place the AC
switch in the on position, connect one lead of ohm-meter to the AC 1.5 Kohm/10W
plug prongs tied together and touch other ohm-meter lead in turn to
each exposed metallic parts such as antenna terminals, phone
jacks, etc.
If the exposed metallic part has a return path to the chassis, the
measured resistance should be between 1MΩ and 5.2MΩ.
When the exposed metal has no return path to the chassis the
reading must be infinite.
An other abnormality exists that must be corrected before the
receiver is returned to the customer.
SERVICING PRECAUTIONS
CAUTION: Before servicing receivers covered by this service unit under test.
manual and its supplements and addenda, read and follow the 2. After removing an electrical assembly equipped with ES
SAFETY PRECAUTIONS on page 3 of this publication. devices, place the assembly on a conductive surface such as
NOTE: If unforeseen circumstances create conflict between the aluminum foil, to prevent electrostatic charge buildup or
following servicing precautions and any of the safety precautions on exposure of the assembly.
page 3 of this publication, always follow the safety precautions. 3. Use only a grounded-tip soldering iron to solder or unsolder ES
Remember: Safety First. devices.
4. Use only an anti-static type solder removal device. Some solder
General Servicing Precautions removal devices not classified as "anti-static" can generate
1. Always unplug the receiver AC power cord from the AC power electrical charges sufficient to damage ES devices.
source before; 5. Do not use freon-propelled chemicals. These can generate
a. Removing or reinstalling any component, circuit board electrical charges sufficient to damage ES devices.
module or any other receiver assembly. 6. Do not remove a replacement ES device from its protective
b. Disconnecting or reconnecting any receiver electrical plug or package until immediately before you are ready to install it.
other electrical connection. (Most replacement ES devices are packaged with leads
c. Connecting a test substitute in parallel with an electrolytic electrically shorted together by conductive foam, aluminum foil
capacitor in the receiver. or comparable conductive material).
CAUTION: A wrong part substitution or incorrect polarity 7. Immediately before removing the protective material from the
installation of electrolytic capacitors may result in an leads of a replacement ES device, touch the protective material
explosion hazard. to the chassis or circuit assembly into which the device will be
installed.
2. Test high voltage only by measuring it with an appropriate high CAUTION: Be sure no power is applied to the chassis or circuit,
voltage meter or other voltage measuring device (DVM, and observe all other safety precautions.
FETVOM, etc) equipped with a suitable high voltage probe. 8. Minimize bodily motions when handling unpackaged
Do not test high voltage by "drawing an arc". replacement ES devices. (Otherwise harmless motion such as
3. Do not spray chemicals on or near this receiver or any of its the brushing together of your clothes fabric or the lifting of your
assemblies. foot from a carpeted floor can generate static electricity
4. Unless specified otherwise in this service manual, clean sufficient to damage an ES device.)
electrical contacts only by applying the following mixture to the
contacts with a pipe cleaner, cotton-tipped stick or comparable General Soldering Guidelines
non-abrasive applicator; 10% (by volume) Acetone and 90% (by 1. Use a grounded-tip, low-wattage soldering iron and appropriate
volume) isopropyl alcohol (90%-99% strength) tip size and shape that will maintain tip temperature within the
CAUTION: This is a flammable mixture. range or 500°F to 600°F.
Unless specified otherwise in this service manual, lubrication of 2. Use an appropriate gauge of RMA resin-core solder composed
contacts in not required. of 60 parts tin/40 parts lead.
5. Do not defeat any plug/socket B+ voltage interlocks with which 3. Keep the soldering iron tip clean and well tinned.
receivers covered by this service manual might be equipped. 4. Thoroughly clean the surfaces to be soldered. Use a mall wire-
6. Do not apply AC power to this instrument and/or any of its bristle (0.5 inch, or 1.25cm) brush with a metal handle.
electrical assemblies unless all solid-state device heat sinks are Do not use freon-propelled spray-on cleaners.
correctly installed. 5. Use the following unsoldering technique
7. Always connect the test receiver ground lead to the receiver a. Allow the soldering iron tip to reach normal temperature.
chassis ground before connecting the test receiver positive (500°F to 600°F)
lead. b. Heat the component lead until the solder melts.
Always remove the test receiver ground lead last. c. Quickly draw the melted solder with an anti-static, suction-
8. Use with this receiver only the test fixtures specified in this type solder removal device or with solder braid.
service manual. CAUTION: Work quickly to avoid overheating the circuit
CAUTION: Do not connect the test fixture ground strap to any board printed foil.
heat sink in this receiver. 6. Use the following soldering technique.
a. Allow the soldering iron tip to reach a normal temperature
Electrostatically Sensitive (ES) Devices (500°F to 600°F)
Some semiconductor (solid-state) devices can be damaged easily b. First, hold the soldering iron tip and solder the strand against
by static electricity. Such components commonly are called the component lead until the solder melts.
Electrostatically Sensitive (ES) Devices. Examples of typical ES c. Quickly move the soldering iron tip to the junction of the
devices are integrated circuits and some field-effect transistors and component lead and the printed circuit foil, and hold it there
semiconductor "chip" components. The following techniques only until the solder flows onto and around both the
should be used to help reduce the incidence of component component lead and the foil.
damage caused by static by static electricity. CAUTION: Work quickly to avoid overheating the circuit
1. Immediately before handling any semiconductor component or board printed foil.
semiconductor-equipped assembly, drain off any electrostatic d. Closely inspect the solder area and remove any excess or
charge on your body by touching a known earth ground. splashed solder with a small wire-bristle brush.
Alternatively, obtain and wear a commercially available
discharging wrist strap device, which should be removed to
prevent potential shock reasons prior to applying power to the
IC Remove/Replacement
Some chassis circuit boards have slotted holes (oblong) through Circuit Board Foil Repair
which the IC leads are inserted and then bent flat against the Excessive heat applied to the copper foil of any printed circuit
circuit foil. When holes are the slotted type, the following technique board will weaken the adhesive that bonds the foil to the circuit
should be used to remove and replace the IC. When working with board causing the foil to separate from or "lift-off" the board. The
boards using the familiar round hole, use the standard technique following guidelines and procedures should be followed whenever
as outlined in paragraphs 5 and 6 above. this condition is encountered.
Removal At IC Connections
1. Desolder and straighten each IC lead in one operation by gently To repair a defective copper pattern at IC connections use the
prying up on the lead with the soldering iron tip as the solder following procedure to install a jumper wire on the copper pattern
melts. side of the circuit board. (Use this technique only on IC
2. Draw away the melted solder with an anti-static suction-type connections).
solder removal device (or with solder braid) before removing the
IC. 1. Carefully remove the damaged copper pattern with a sharp
Replacement knife. (Remove only as much copper as absolutely necessary).
1. Carefully insert the replacement IC in the circuit board. 2. carefully scratch away the solder resist and acrylic coating (if
2. Carefully bend each IC lead against the circuit foil pad and used) from the end of the remaining copper pattern.
solder it. 3. Bend a small "U" in one end of a small gauge jumper wire and
3. Clean the soldered areas with a small wire-bristle brush. carefully crimp it around the IC pin. Solder the IC connection.
(It is not necessary to reapply acrylic coating to the areas). 4. Route the jumper wire along the path of the out-away copper
pattern and let it overlap the previously scraped end of the good
"Small-Signal" Discrete Transistor copper pattern. Solder the overlapped area and clip off any
Removal/Replacement excess jumper wire.
1. Remove the defective transistor by clipping its leads as close as
possible to the component body. At Other Connections
2. Bend into a "U" shape the end of each of three leads remaining Use the following technique to repair the defective copper pattern
on the circuit board. at connections other than IC Pins. This technique involves the
3. Bend into a "U" shape the replacement transistor leads. installation of a jumper wire on the component side of the circuit
4. Connect the replacement transistor leads to the corresponding board.
leads extending from the circuit board and crimp the "U" with
long nose pliers to insure metal to metal contact then solder 1. Remove the defective copper pattern with a sharp knife.
each connection. Remove at least 1/4 inch of copper, to ensure that a hazardous
condition will not exist if the jumper wire opens.
Power Output, Transistor Device 2. Trace along the copper pattern from both sides of the pattern
Removal/Replacement break and locate the nearest component that is directly
1. Heat and remove all solder from around the transistor leads. connected to the affected copper pattern.
2. Remove the heat sink mounting screw (if so equipped). 3. Connect insulated 20-gauge jumper wire from the lead of the
3. Carefully remove the transistor from the heat sink of the circuit nearest component on one side of the pattern break to the lead
board. of the nearest component on the other side.
4. Insert new transistor in the circuit board. Carefully crimp and solder the connections.
5. Solder each transistor lead, and clip off excess lead. CAUTION: Be sure the insulated jumper wire is dressed so the
6. Replace heat sink. it does not touch components or sharp edges.
Diode Removal/Replacement
1. Remove defective diode by clipping its leads as close as
possible to diode body.
2. Bend the two remaining leads perpendicular y to the circuit
board.
3. Observing diode polarity, wrap each lead of the new diode
around the corresponding lead on the circuit board.
4. Securely crimp each connection and solder it.
5. Inspect (on the circuit board copper side) the solder joints of
the two "original" leads. If they are not shiny, reheat them and if
necessary, apply additional solder.
Fuse and Conventional Resistor
Removal/Replacement
1. Clip each fuse or resistor lead at top of the circuit board hollow
stake.
2. Securely crimp the leads of replacement component around
notch at stake top.
3. Solder the connections.
CAUTION: Maintain original spacing between the replaced
component and adjacent components and the circuit board to
prevent excessive component temperatures.
SPECIFICATION
NOTE : Specifications and others are subject to change without notice for improvement.
1. Application range 3. Test method

This spec sheet is applied all of the 32”,37”, 42”, 47” LCD TV 1) Performance: LGE TV test method followed
with LA01B chassis. 2) Demanded other specification
- Safety : UL, CSA, IEC specification
2. Requirement for Test - EMC: FCC, ICES, IEC specification
Each part is tested as below without special appointment. Model Market Appliance
19LD350-UB North America Safety : UL1492, CSA C22.2.No.1,
1) Temperature: 25±5ºC, (77°±9ºF), CST: 40±5°C 22LD350-UB EMC : FCC Class B, IEC Class B
2) Relative Humidity: 65±10% 26LD350-UB
3) Power Voltage : Standard input voltage(100-240V~, 50/60Hz)
32LD350-UB
* Standard Voltage of each product is marked by models
4) Specification and performance of each parts are followed
each drawing and specification by part number in
accordance with BOM.
5) The receiver must be operated for about 20 minutes prior to
the adjustment.
4. General Specification(TV)
No Item Specification Remark
1 Receivable System 1) ATSC / NTSC-M
2 Available Channel VHF : 02 ~ 13
UHF : 14 ~ 69
DTV : 02 ~ 69
CATV : 01 ~ 135
CADTV : 01 ~ 135
3 Input Voltage 1) AC 100 ~ 240V 50/60Hz
4 Market North America
5 Screen Size 47 inch Wide FHD 47LD450-UA / 47LD420-UA
42 inch Wide FHD 42LD450-UA / 42LD420-UA
37 inch Wide FHD 37LD450-UA
32 inch Wide FHD 32LD450-UA
6 Aspect Ratio 16:9
7 Tuning System FS
8 LCD Module LC470WUG-SCA1 LGD 47LD450-UA / 47LD420-UA
LC420WUG-SCA1 LGD 42LD450-UA / 42LD420-UA
V420H2-L02 CMO
T420HW06-V0 AUO
T370HW03-VB AUO 37LD450-UA
LC370WUG-SCA1 LGD
T315HW04-V8 AUO 32LD450-UA
LC320WUG-SCA1 LGD
9 Operating Environment Temp : 0 ~ 40 deg
Humidity : ~ 80 %
10 Storage Environment Temp : -20 ~ 60 deg
Humidity : -85 %
5. Chrominance & Luminance
5.1. 42LD450-UA / 42LD420-UA (LC420WUG-SCA1 (LGD))
No. Item Min Typ Max Unit Remarks

1 Max Luminance 400 500 cd/m2
(Center 1-point / Full White Pattern)
2 Luminance uniformity 1.3 5point
3 Color coordinate RED X Typ. 0.636 Typ.
(Default) Y -0.03 0.335 +0.03
GREEN X 0.291
Y 0.603
BLUE X 0.146
Y 0.061
WHITE X 0.279
Y 0.292
4 Contrast ratio 1100 1500
6 Color Temperature Cool Typ. 0.269 Typ. The W/B Tolerance is

-0.015 0.273 +0.015 ±0.015 for Adjustment
Medium Typ. 0.285 Typ.
-0.015 0.293 +0.015
Warm Typ. 0.313 Typ.
-0.015 0.329 +0.015
6. Component Video Input (Y, CB/PB, CR/PR)
No Resolution H-freq(kHz) V-freq.(kHz) Pixel clock Proposed
1. 720*480 15.73 60 13.5135 SDTV ,DVD 480I
2. 720*480 15.73 59.94 13.5 SDTV ,DVD 480I
3. 720*480 31.50 60 27.027 SDTV
4. 720*480 31.47 59.94 27.0 SDTV
5. 1280*720 45.00 60.00 74.25 HDTV
6. 1280*720 44.96 59.94 74.176 HDTV
7. 1920*1080 33.75 60.00 74.25 HDTV
8. 1920*1080 33.72 59.94 74.176 HDTV
9. 1920*1080 67.500 60 148.50 HDTV
10. 1920*1080 67.432 59.94 148.352 HDTV
11. 1920*1080 27.000 24.000 74.25 HDTV
12. 1920*1080 26.97 23.976 74.176 HDTV
13. 1920*1080 33.75 30.000 74.25 HDTV
14. 1920*1080 33.71 29.97 74.176 HDTV
7. RGB Input (PC)

PC DDC
1. 640*350 31.468 70.09 25.17 EGA X
2. 720*400 31.469 70.08 28.32 DOS O
3. 640*480 31.469 59.94 25.17 VESA(VGA) O
4. 800*600 37.879 60.31 40.00 VESA(SVGA) O
5. 1024*768 48.363 60.00 65.00 VESA(XGA) O
6. 1280*768 47.776 59.87 79.50 CVT(WXGA) X
7. 1360*768 47.712 60.015 85.50 VESA(WXGA) X
8. 1280*1024 63.981 60.020 108.00 VESA(SXGA) O
9. 1600*1200 75.00 60.00 162 VESA(UXGA) O
10. 1920*1080 66.587 59.934 148.5 HDTV 1080P O
8. HDMI input (PC/DTV)
PC DDC
1. 640*350 31.468 70.09 25.17 EGA X
2. 720*400 31.469 70.08 28.32 DOS O
3. 640*480 31.469 59.94 25.17 VESA(VGA) O
4. 800*600 37.879 60.31 40.00 VESA(SVGA) O
5. 1024*768 48.363 60.00 65.00 VESA(XGA) O
6. 1280*768 47.776 59.870 79.50 CVT(WXGA) X
7. 1360*768 47.712 60.015 85.50 VESA(WXGA) X
8. 1280*1024 63.981 60.020 108.00 VESA(SXGA) O
9. 1600*1200 75.00 60.00 162 VESA(UXGA) O
10. 1920*1080 67.5 60 148.5 HDTV 1080P O
DTV
1 720*480 31.5 60 27.027 SDTV 480P
2 720*480 31.47 59.94 27.00 SDTV 480P
3 1280*720 45.00 60.00 74.25 HDTV 720P
4 1280*720 44.96 59.94 74.176 HDTV 720P
5 1920*1080 33.75 60.00 74.25 HDTV 1080I
6 1920*1080 33.72 59.94 74.176 HDTV 1080I
7 1920*1080 67.500 60 148.50 HDTV 1080P
8 1920*1080 67.432 59.939 148.352 HDTV 1080P
9 1920*1080 27.000 24.000 74.25 HDTV 1080P
10 1920*1080 26.97 23.976 74.176 HDTV 1080P
11 1920*1080 33.75 30.000 74.25 HDTV 1080P
12 1920*1080 33.71 29.97 74.176 HDTV 1080P
ADJUSTMENT INSTRUCTION
1. Application range 4. Automatic Adjustment
This spec. sheet applies to LA01B Chassis applied LCD TV all 4.1. ADC Adjustment
models manufactured in TV factory (1) Overview
ADC adjustment is needed to find the optimum black level
and gain in Analog-to-Digital device and to compensate
RGB deviation.
2. Specification
2.1 Because this is not a hot chassis, it is not necessary (2) Equipment & Condition
to use an isolation transformer. However, the use of 1) Jig (RS-232C protocol)
isolation transformer will help protect test instrument. 2) MSPG-925 Series Pattern Generator(MSPG-925FA)
2.2 AdjThe adjustment must be performed in the - Resolution : 480i Comp1 (MSPG-925FA: model-209,
circumstance of 25 ±5 C of temperature and pattern-65)
65±10% of relative humidity if there is no specific - Resolution : 1024*768 RGB (Inner Pattern)
designation. - Pattern : Horizontal 100% Color Bar Pattern
2.4 The input voltage of the receiver must keep - Pattern level : 0.7±0.1 Vp-p
100~240V, 50/60Hz.
2.5 The receiver must be operated for about 5 minutes
prior to the adjustment when module is in the (3) Adjustment
circumstance of over 15 1) Adjustment method
- Using RS-232, adjust items listed in 3.1 in the other
In case of keeping module is in the circumstance of shown in “4.1.3.3”
0°C, it should be placed in the circumstance of above 2) Adj. protocol
15°C for 2 hours
Protocol Command Set ACK
In case of keeping module is in the circumstance of Enter adj. mode aa 00 00 a 00 OK00x

below -20°C, it should be placed in the circumstance of Source change xb 00 40 b 00 OK40x (Adjust 480i Comp1 )
above 15°C for 3 hours,.
xb 00 60 b 00 OK60x (Adjust 1024*768 RGB)
Caution) When still image is displayed for a period of 20 Begin adj. ad 00 10
minutes or longer (especially where W/B scale is Return adj. result OKx (Case of Success)
strong. Digital pattern 13ch and/or Cross hatch
pattern 09ch), there can some afterimage in the NGx (Case of Fail)
black level area. Read adj. data (main) (main)
ad 00 20 000000000000000000000000007c007b006dx
(sub) (Sub)
3. Adjustment items ad 00 21 000000070000000000000000007c00830077x
3.1 Board Level Adjustment Confirm adj. ad 00 99 NG 03 00x (Fail)
•Adjust 480i Comp1(ADC) NG 03 01x (Fail)

•EDID/DDC download NG 03 02x (Fail)
Above adjustment items can be also performed in Final OK 03 03x (Success)

Assembly if needed. Both Board-level and Final assembly End adj. aa 00 90 a 00 OK90x
adjustment items can be check using In-Star Menu 1.ADJUST
CHECK. Component 1080p and RGB-PC Adjust will be Ref.) ADC Adj. RS232C Protocol_Ver1.0
calculated by 480i adjust value.
3) Adj. order
- aa 00 00 [Enter ADC adj. mode]
- xb 00 40 [Change input source to Component1(480i)]
3.2 Final assembly adjustment - ad 00 10 [Adjust 480i Comp1]
•White Balance adjustment - xb 00 60 [Change input source to RGB(1024*768)]
•RS-232C functionality check - ad 00 10 [Adjust 1024*768 RGB]
•Factory Option setting per destination - ad 00 90 End adj.
•Ship-out mode setting (In-Stop)
3.3 Etc
•Ship-out mode
•Service Option Default
•USB Download(S/W Update, Option, Service only)
•ISP Download (Optional)
Copyright LG Electronics. Inc. All right reserved. - 10 - LGE Internal Use Only
5. Manual Adjustment 5.2 EDID/DDC Download
5.1. ADC Adjustment (1) Overview
(1) Overview It is a VESA regulation. A PC or a MNT will display an
ADC adjustment is needed to find the optimum black level optimal resolution through information sharing without any
and gain in Analog-to-Digital device and to compensate necessity of user input. It is a realization of “Plug and Play”.
RGB deviation.
(2) Equipment
(2) Equipment & Condition • Adjust remocon.
1) Adjust Remocon • Since embedded EDID data is used, EDID download JIG,
2) 801GF(802B, 802F, 802R) or MSPG925FA Pattern HDMI cable and D-sub cable are not need.
Generator
- Resolution: 480i Comp1(MSPG-925FA: Model-209, (3) Download method
Pattern-65) 1) Press Adj. key on the Adj. R/C,
- Resolution: 1024*768 RGB(Inner Pattern) 2) Select EDID D/L menu.
- Pattern : Horizontal 100% Color Bar Pattern 3) By pressing Enter key, EDID download will begin
- Pattern level: 0.7±0.1 Vp-p 4) If Download is successful, OK is display, but If
- Image Download is failure, NG is displayed.
5) If Download is failure, Re-try downloads.
•Caution) When EDID Download, must remove RGB/HDMI

Cable.
(4) EDID DATA

1)LD450 Tool(FHD)
• HDMI I EDID Table
3) Must use standard cable
EDID Block 0 table =
(3) Adjust method
• ADC 480i/1080p Comp1, RGB

1) Check connected condition of Comp1 cable to the
equipment
2) Give a 480i Mode, Horizontal 100% Color Bar Pattern
to Comp1.
(MSPG-925FA -> Model: 209, Pattern: 65)
3) Change input mode as Component1 and picture mode
as “Standard”
4) Press the In-start Key on the ADJ remote after at least
1 min of signal reception. Then, select 5.ADC
Calibration. And Press OK Button on the menu “Start”.
The adjustment will start automatically.
5) If ADC Comp 480i is successful, “ADC Component
Success” is displayed and Comp480i/1080p is
completed.
If ADC calibration is failure, “ADC Component Fail” is
displayed.
6) If ADC calibration is failure, after rechecking ADC
pattern or condition, retry calibration
7) After completing ADC Component, input mode will be
changed to RGB automatically.
8) If ADC calibration is successful, “ADC RGB Success”
is displayed. If ADC calibration is failure, “ADC RGB
Fail” is displayed.
9) If ADC calibration is failure, after recheck ADC pattern
or condition, retry calibration
• HDMI II EDID Table 5.3. White Balance Adjustment
(1) Overview
• W/B adj. Objective & How-it-works
- Objective: To reduce each Panel’s W/B deviation
- How-it-works: When R/G/B gain in the OSD is at 192, it
means the panel is at its Full Dynamic
Range. In order to prevent saturation of
Full Dynamic range and data, one of
R/G/B is fixed at 192, and the other two is
lowered to find the desired value.
- Adj. condition : normal temperature
1) Surrounding Temperature: 25±5ºC
2) Warm-up time: About 5 Min
3) Surrounding Humidity: 20% ~ 80%
(2) Equipment
1) Color Analyzer: CA-210 (NCG: CH 9 / WCG: CH12)
• Analog RGB EDID Table 2) Adj. Computer(During auto adj., RS-232C protocol is
needed)
3) Adjust Remocon
4) Video Signal Generator MSPG-925F 720p/216-Gray
(Model:217, Pattern:78)
-> Only when internal pattern is not available
• Color Analyzer Matrix should be calibrated using CS-1000
(3) Equipment connection MAP
Co lo r Analyzer
Probe RS -232C
Co m p ut er
RS -232C
RS -232C
Pat t ern Generat o r

Signal Source
* If TV internal pattern is used, not needed
Connection Diagram of Automatic Adjustment
(4) Adj. Command (Protocol)

1) RS-232C Command used during auto-adj.
RS-232C COMMAND
Meaning
[CMD ID DATA]
wb 00 00 Begin White Balance adj.
wb 00 ff End White Balance adj.(Internal pattern disappeared)
Ex) wb 00 00 -> Begin white balance auto-adj.

wb 00 10 -> Gain adj.
ja 00 ff -> Adj. data
jb 00 c0
...
...
wb 00 1f -> Gain adj. complete
*(wb 00 20(start), wb 00 2f(end)) -> Off-set adj.
wb 00 ff -> End white balance auto adj.
2) Adjustment Map * Adj. condition and cautionary items
Applied Model : 32LD450-UA, 37LD450-UA, 42LD450-UA, 1) Lighting condition in surrounding area
47LD450-UA Surrounding lighting should be lower 10 lux. Try to
isolate adj. area into dark surrounding.
ITEM Command Data Range Default
2) Probe location
(Hex.) (Decimal)
- LCD: Color Analyzer (CA-210) probe should be
Cmd 1 Cmd 2 Min Max within 10cm and perpendicular of the module
Cool R-Gain j g 00 C0 surface (80°~ 100°)
G-Gain j h 00 C0 3) Aging time
B-Gain j i 00 C0 - After Aging Start, Keep the Power ON status during 5
Minutes.
R-Cut
- In case of LCD, Back-light on should be checked
G-Cut using no signal or Full-white pattern.
B-Cut
Medium R-Gain j a 00 C0 (6) Reference (White Balance Adj. coordinate and color
G-Gain j b 00 C0 temperature)
B-Gain j c 00 C0
• Luminance: 216 Gray
• Standard color coordinate and temperature using CS-
R-Cut
1000
G-Cut
B-Cut Mode Color Coordination Temp ∆UV
Warm R-Gain j d 00 C0 x y
G-Gain j e 00 C0 COOL 0.269 0.273 13000K 0.0000
B-Gain j f 00 C0
MEDIUM 0.285 0.293 9300K 0.0000
R-Cut
WARM 0.313 0.329 6500K 0.0000
G-Cut
(5) Adj. method • Standard color coordinate and temperature using CA-210
• Auto adj. method
1) Set TV in adj. mode using POWER ON key Mode Color Coordination Temp ∆UV
2) Zero calibrate probe then place it on the center of the x y
Display
COOL 0.269±0.002 0.273±0.002 13000K 0.0000
3) Connect Cable(RS-232C)
4) Select mode in adj. Program and begin adj. MEDIUM 0.285±0.002 0.293±0.002 9300K 0.0000
5) When adj. is complete (OK Sing), check adj. status pre WARM 0.313+0.002 0.329±0.002 6500K 0.0000
mode (Warm, Medium, Cool)
6) Remove probe and RS-232C cable to complete adj.
* W/B Adj. must begin as start command “wb 00 00” , and

finish as end command “wb 00 ff”, and Adj. offset if
need
• Manual adj. method

1) Set TV in Adj. mode using POWER ON
2) Zero Calibrate the probe of Color Analyzer, then place
it on the center of LCD module within 10cm of the
surface..
3) Press ADJ key -> EZ adjust using adj. R/C > 6. White-
Balance then press the cursor to the right (KEYG).
(When KEY(G) is pressed 216 Gray internal pattern
will be displayed)
4) One of R Gain / G Gain / B Gain should be fixed at
192, and the rest will be lowered to meet the desired
value.
5) Adj. is performed in COOL, MEDIUM, WARM 3 modes
of color temperature.
- If internal pattern is not available, use RF input. In EZ

Adj. menu 6.White Balance, you can select one of 2
Test-pattern: ON, OFF. Default is inner(ON). By
selecting OFF, you can adjust using RF signal in 216
Gray pattern.
5.4. HDCP SETTING 6. GND and Internal Pressure check
- HDCP setting is not necessary in Saturn5 model.
6.1. Method
1) GND & Internal Pressure auto-check preparation
- Check that Power Cord is fully inserted to the SET.
5.5 Option selection per country (If loose, re-insert)
(1) Overview 2) Perform GND & Internal Pressure auto-check
- Option selection is only done for models in Non-USA - Unit fully inserted Power cord, Antenna cable and A/V
North America due to rating arrive to the auto-check process.
- Applied model: LA92A Chassis applied None USA - Connect D-terminal to AV JACK TESTER
model(CANADA, MEXICO) - Auto CONTROLLER(GWS103-4) ON
- Perform GND TEST
(2) Method - If NG, Buzzer will sound to inform the operator.
1) Press ADJ key on the Adj. R/C, then select Country - If OK, changeover to I/P check automatically.
Group Menu (Remove CORD, A/V form AV JACK BOX)
2) Depending on destination, select KR or US, then on the - Perform I/P test
lower Country option, select US, CA, MX. Selection is - If NG, Buzzer will sound to inform the operator.
done using +, - KEY - If OK, Good lamp will lit up and the stopper will allow the
pallet to move on to next process.
5.6. Tool Option selection
• Method: Press Adj. key on the Adj. R/C, then select Tool
option. 6.2. Checkpoint
• TEST voltage
Model Tool 1 Tool 2 Tool 3 Tool 4 Tool5 Menu
- GND: 1.5KV/min at 100mA
32LD450(AUO) 16424 10770 52228 2317 33 2 HDMI - SIGNAL: 3KV/min at 100mA
32LD450(Sharp) 2 HDMI • TEST time: 1 second
• TEST POINT
32LD450(LGD) 2HDMI - GND TEST = POWER CORD GND & SIGNAL CABLE
37LD450(AUO) 20520 10770 52228 2317 32 2 HDMI METAL GND
37LD450(LGD) 2HDMI - Internal Pressure TEST = POWER CORD GND & LIVE &
NEUTRAL
42LD450(LGD) 24608 10770 52228 2317 32 2 HDMI • LEAKAGE CURRENT: At 0.5mArms
42LD450(CMO) 2 HDMI
42LD450(AUO) 2 HDMI
47LD450(LGD) 32800 10770 52228 2317 32 2 HDMI
5.7. Ship-out mode check (In-stop)

• After final inspection, press In-Stop key of the Adj. R/C and
check that the unit goes to Stand-by mode.
• After final inspection, Always turn on the Mechanical S/W.
7. USB S/W Download (option)
(1) Put the USB Stick to the USB socket
(2) Automatically detecting update file in USB Stick
- If your downloaded program version in USB Stick is Low,
it didn’t work.
But your downloaded version is High, USB data is
automatically detecting
(3) Show the message “Copying files from memory”
(4) Updating is staring.
(5) Updating Completed, The TV will restart automatically

(6) If your TV is turned on, check your updated version and
Tool option. (explain the Tool option, next stage)
* If downloading version is more high than your TV have,
TV can lost all channel data. In this case, you have to
channel recover. if all channel data is cleared, you didn’t
have a DTV/ATV test on production line.
* After downloading, have to adjust TOOL OPTION again.

1) Push "IN-START" key in service remote controller.
2) Select "Tool Option 1" and Push “OK” button.
3) Punch in the number. (Each model has their number.)
EXPLODED VIEW
IMPORTANT SAFETY NOTICE
Many electrical and mechanical parts in this chassis have special safety-related characteristics. These
parts are identified by in the Schematic Diagram and EXPLODED VIEW.
It is essential that these special safety parts should be replaced with the same components as
recommended in this manual to prevent X-RADIATION, Shock, Fire, or other Hazards.
Do not modify the original design without permission of manufacturer.
400
521
540
805
804
806
801
803
LV2
550
LV1
530
900
A7
200
120
300
A5
500
A2
510
IC102
HY27UF082G2B-TPCB
NAND FLASH MEMORY +3.3V_Normal +3.3V_Normal
NC_1 NC_29 LGE107D (S7M Divx_Non RM)

1 48
/PF_CE0 2GBIT
H : Serial Flash NC_2 NC_28
2 47 <T3 CHIP Config(AUD_LRCH)>
L : NAND Flash
NC_3 NC_27
PCM_A[0-7] IC101
/PF_CE1 3 46 Boot from SPI flash : 1’b0
H : 16 bit PCM_D[0-7]
NC_4 NC_26 Boot from NOR flash : 1’b1
3.9K
1K
L : 8 bit 4 45 AR101 S7M_DIVX
NC_5 I/O7 PCM_A[7]
5 44 PCM_D[0] U22 N21
PCM_D0 GPIO143/TCON0 5V_DET_HDMI_1
NC_6 I/O6 PCM_A[6] PCM_D[1] T21 M21
R109
6 43
R107
R/B I/O5 PCM_A[5]
<T3 CHIP Config> PCM_D[2] T22 L22
/F_RB 7 42 (AUD_SCK, AUD_MASTER_CLK, PWM1, PWM0) PCM_D[3] AB18 L21
5V_DET_HDMI_3
RE I/O4 PCM_A[4] PCM_D3 GPIO149/TCON6
PCM_D[4] AC18 P21
/PF_OE 8 41 MIPS_no_EJ_NOR8 : 4’h3 (MIPS as host. No EJ PAD. Byte mode NAND flash.) PCM_D4 GPIO151/TCON8 SIDEAV_DET
22 PCM_D[5] AC19
CE NC_25 MIPS_EJ1_NOR8 : 4’h4 (MIPS as host. EJ use PAD1. Byte mode NAND flash.) PCM_D5
/PF_CE0 9 40 MIPS_EJ2_NOR8 : 4’h5 (MIPS as host. EJ use PAD2. Byte mode NAND flash.) PCM_D[6] AC20
NC_7 NC_24 B51_Secure_no scramble : 4’hb (8051 as host. Internal SPI flash secure boot, no scramble) PCM_D6
PCM_A[0-14] PCM_D[7] AC21 K21
R108 1K
10 39 B51_Sesure_scramble : 4’hc (8051 as host. Internal SPI flash secure boot with scarmble) PCM_D7 GPIO36/UART3_RX WIRELESS_DL_RX
C102
NC_8 NC_23 10uF
L23 for WIRELESS READY
OPT
PCM_A[0] GPIO37/UART3_TX WIRELESS_DL_TX
C101 11 38 +3.3V_Normal U21 K20
PCM_A0 GPIO38 ET_RXER
0.1uF VCC_1 VCC_2 PCM_A[1] V21 L20 for ETHERNET PHY
12 37 PCM_A1 GPIO39 FRC_RESET
PCM_A[2] Y22 M20
+3.3V_Normal VSS_1 VSS_2 C103
0.1uF PCM_A[3] PCM_A2 GPIO40 SC1/COMP1_DET
R125
13 36
R123
AA22 G20
R117
R120
R115
PCM_A[4] PCM_A3 GPIO41 ERROR_OUT
OPT 1K
R105 NC_9 NC_22
OPT1K
R22 G19
1K
OPT1K
1K
1K 14 35 PCM_A4 GPIO42 MODEL_OPT_0
PCM_A[5] R21
NC_10 NC_21 AUD_LRCH PCM_A5 M_REMOTE
OPT 15 34 PCM_A[6] T23 F20 22 R148
PCM_A[7] PCM_A6 GPIO50/UART1_RX M_REMOTE_RX
CLE NC_20 AUD_SCK T24 F19 22 R149
16 33 M_REMOTE_TX
/PF_CE1 AR102 PCM_A[8] PCM_A7 GPIO51/UART1_TX
R104
AA23 M_REMOTE
10K
OPT
ALE I/O3 PCM_A[3] AUD_MASTER_CLK

17 32 PCM_A[9] PCM_A8
PF_ALE Y20 E7
PWM1 PCM_A[10] PCM_A9 GPIO6/PM0/INT0 USB1_OCD
+3.5V_ST WE I/O2 PCM_A[2] AB17 D7
R103 /PF_WE 18 31 PCM_A10 GPIO7/PM1/PM_UART_TX USB1_CTL
PCM_A[11] AA21 E11
0 WP I/O1 PCM_A[1] PWM0
PCM_A[12] PCM_A11 GPIO8/PM2 HP_DET
19 30 U23 G9 0 R150
R101
3.3K
1K OPT
R118
R121
R124
R126
CONTROL_ATTEN
OPT
1K OPT
R116
C NC_11 I/O0 PCM_A[0] PCM_A[13] PCM_A12 GPIO9/PM3
R106
Y23 F9 0 R110
20 29 PCM_A13 GPIO10/PM4 MODEL_OPT_6
PCM_A[14]
1K
W23 C5
1K
B Q101
1K
1K
/PF_WP NC_12 NC_19 22 PCM_A14 GPIO11/PM5/PM_UART_RX/INT1 MODEL_OPT_1
KRC103S 21 28 E8 33 R146
OPT NC_13 NC_18 PM_SPI_CS1/GPIO12/PM6
3.3K
W22 E9
R102
E 22 27 /PCM_REG PCM_REG_N PM_SPI_WP1/GPIO13/PM7 /FLASH_WP

F7
NC_14 NC_17 PM_SPI_WP2/GPIO14/PM8/INT2 MODEL_OPT_2
23 26 AA17 F6
/PCM_OE PCM_OE_N GPIO15/PM9 TUNER_RESET
NC_15 NC_16 V22 D8
24 25 /PCM_WE PCM_WE_N PM_SPI_CS2/GPIO16/PM10 DEMOD_RESET
+5V_Normal W21 G12
/PCM_IORD PCM_IORD_N GPIO17/PM11/INT3 AV_CVBS_DET
Y21 F10
/PCM_IOWR PCM_IOWR_N GPIO18/PM12/INT4
R132 AA20 D9 33 R147
10K /PCM_CE PCM_CE_N PM_SPI_CK/GPIO1 SPI_SCK
V23 D11
/PCM_IRQA PCM_IRQA_N GPIO0/PM_SPI_CZ /SPI_CS
R133 P23 E10
10K /PCM_CD PCM_CD_N PM_SPI_DI/GPIO2 SPI_SDI for SERIAL FLASH
R23 D10 33 R151
/PCM_WAIT PCM_WAIT_N PM_SPI_DO/GPIO3 SPI_SDO
P22
PCM_RST C109 PCM_RESET
C108 CI_TS_CLK
AR104 0.1uF 0.1uF
IC102-*1 IC102-*2 AA9 CI_TS_VAL
HY27US08121B-TPCB NAND01GW3B2CN6E
OPT
TS0_CLK from CI SLOT
AC17 AA5 CI_TS_SYNC
/PF_CE0 PCM_PF_CE0Z TS0_VLD
/PF_CE1 AB20 AA10 CI_TS_DATA[0-7]
PCM_PF_CE1Z TS0_SYNC
/PF_OE AA18
NC_1 NC_28 NC_1 NC_29 PCM_PF_OEZ
1 512MBIT 48 1 48 22 AB21 AB5 CI_TS_DATA[0]
1GBIT /PF_WE AR103
NC_2 NC_27 NC_2 NC_28 PCM_PF_WEZ TS0_D0 CI_TS_DATA[1]
PF_ALE AB19 AC4
2 47 2 47 PCM_PF_ALE TS0_D1
AD17 Y6 CI_TS_DATA[2]
NC_3 NC_26 NC_3 NC_27 /PF_WP
3 46 3 46 PCM_PF_AD[15] TS0_D2 CI_TS_DATA[3]
/F_RB AA19 AA6
NC_4 NC_25 NC_4 NC_26 22 PCM_PF_RBZ TS0_D3 CI_TS_DATA[4]
W6
4 45 4 45 TS0_D4
AA7 CI_TS_DATA[5]
NC_5 I/O7 NC_5 I/O7 TS0_D5
5 44 5 44 R134 22 M23 Y9 CI_TS_DATA[6]
S7_TXD UART_TX2/GPIO65 TS0_D6 CI_TS_DATA[7]
NC_6 I/O6 NC_6 I/O6 R135 22 N23 AA8
6 43 6 43 S7_RXD UART_RX2/GPIO64 TS0_D7
FE_TS_CLK
R/B
7 42
I/O5 RB
7 42
I/O5
FE_TS_VAL_ERR Internal demod out
for SYSTEM/HDCP R136 22 M22 AC5
RE I/O4 R I/O4
I2C_SDA
R137 22 N22
DDCR_DA/GPIO71 TS1_CLK
AC6
FE_TS_SYNC /External demod in
8 41 8 41 EEPROM&URSA3 I2C_SCL DDCR_CK/GPIO72 TS1_VLD FE_TS_DATA[0-7]
AB6
CE NC_24 E NC_25 TS1_SYNC
9 40 9 40 R138 22 A5
RGB_DDC_SDA DDCA_DA/UART0_TX FE_TS_DATA[0]
NC_7 NC_23 NC_7 NC_24 R139 22 B5 AC10
10 39 10 39 RGB_DDC_SCL DDCA_CK/UART0_RX TS1_D0
AB10 FE_TS_DATA[1]
NC_8 PRE NC_8 NC_23 TS1_D1
11 38 11 38 AC9 FE_TS_DATA[2]
VCC_1 VCC_2 VDD_1 VDD_2 TS1_D2 FE_TS_DATA[3]
PWM0 K23 AB9
12 37 12 37 PWM0/GPIO66 TS1_D3
K22 AC8 FE_TS_DATA[4]
VSS_1 VSS_2 VSS_1 VSS_2 PWM1 PWM1/GPIO67 TS1_D4
13 36 13 36 G23 AB8 FE_TS_DATA[5]
PWM2 PWM2/GPIO68 TS1_D5
NC_9 NC_22 NC_9 NC_22 G22 AC7 FE_TS_DATA[6]
14 35 14 35 SC_RE2 PWM3/GPIO69 TS1_D6
G21 AB7 FE_TS_DATA[7]
NC_10 NC_21 NC_10 NC_21 TO SCART1 SC_RE1 PWM4/GPIO70 TS1_D7
15 34 15 34
CLE NC_20 CL NC_20
16 33 16 33
C6 D12
ALE I/O3 AL I/O3 DSUB_DET SAR0/GPIO31 MPIF_CLK
17 32 17 32 B6 D14
MODEL_OPT_3 SAR1/GPIO32 MPIF_CS_N /PIF_SPI_CS
WE I/O2 W I/O2 C8
18 31 18 31 PCM_5V_CTL R160
SAR2/GPIO33 1K
C7 E14
WP I/O1 WP I/O1 /RST_PHY SAR3/GPIO34 MPIF_BUSY
19 30 19 30 A6
/RST_HUB SAR4/GPIO35
NC_11 I/O0 NC_11 I/O0 E12
20 29 20 29 MPIF_D0
F12
NC_12 NC_19 NC_12 NC_19 MPIF_D1
21 28 21 28 D13
NC_13 NC_18 NC_13 NC_18 MPIF_D2
E13
22 27 22 27 MPIF_D3
NC_14 NC_17 NC_14 NC_17
23 26 23 26
NC_15 NC_16 NC_15 NC_16
24 25 24 25
S7T_DIVX
S7_DIVX
IC101-*4 IC101-*2
LGE105D(S7-Tcon Divx_ Non_RM)
LGE101D (S7 Non_Tcon/RM)
AE1 W26
AE1 W26 NC_43 RLV3P
NC_48 LVACLKP/LLV6P/BLUE[3] AF16 W25
AF16 W25 NC_73 RLV3N
NC_78 LVACLKN/LLV6N/BLUE[2] AF1 U26
AF1 U26 NC_59 RLV0P
NC_64 LVA0P/LLV3P/BLUE[9] AE3 U25
AE3 U25 NC_45 RLV0N
NC_50 LVA0N/LLV3N/BLUE[8] AD14 U24
AD14 U24 NC_40 RLV1P
NC_45 LVA1P/LLV4P/BLUE[7] AD3 V26
AD3 V26 NC_29 RLV1N
NC_34 LVA1N/LLV4N/BLUE[6] AF15 V25
AF15 V25 NC_72 RLV2P
NC_77 LVA2P/LLV5P/BLUE[5] AF2 V24
AF2 V24 NC_60 RLV2N
NC_65 LVA2N/LLV5N/BLUE[4] AE15 W24
AE15 W24 NC_57 RLVCKP
NC_62 LVA3P/LLV7P/BLUE[1] AD2 Y26
AD2 Y26 NC_28 RLVCKN
NC_33 LVA3N/LLV7N/BLUE[0] AD16 Y25
AD16 Y25 NC_42 RLV4P
NC_47 LVA4P/LLV8P AD15 Y24
AD15 Y24 NC_41 RLV4N
NC_46 LVA4N/LLV8N AE16
AE16 NC_58
NC_63
AC26
AC26 WPWM
LVBCLKP/LLV0P/GREEN[5] AC25
AC25 OPTP/FLK2
AF3
AF14
NC_66
NC_76
LVBCLKN/LLV0N/GREEN[4]
LVB0P/RLV6P/RED[1]
LVB0N/RLV6N/RED[0]
LVB1P/RLV7P/GREEN[9]
AA26
AA25
AA24
AF3
AF14
AD1
NC_61
NC_71
RLV5P
RLV5N
RLV6P
AA26
AA25
AA24
AB26
URSA degug port URSA_DEBUG
AD1
NC_32 LVB1N/RLV7N/GREEN[8]
AB26 NC_27 RLV6N
AB25 URSA_DEBUG
AD13
AB25
AB24
AD13
RLV7P
AB24
P3903 P3904
NC_39 RLV7N
NC_44 LVB2N/RLV8N/GREEN[6] AE14 AC24
AE14
AE13
NC_61 LVB3P/LLV1P/GREEN[3]
AC24
AD26
AE13
NC_56 OPTN/FLK3
AD26
12505WS-03A00 12505WS-03A00
NC_55 FLK
NC_60 LVB3N/LLV1N/GREEN[2] AD25
AD25 GCLK6
LVB4P/LLV0P/GREEN[1] AD24
AD24 GCLK5
LVB4N/LLV0N/GREEN[0] AE4
AE4 NC_46
NC_51 AD5
AD5 NC_31
NC_36 AF4 AD23
AF4 AD23 NC_62 LLV3P
AD4
NC_67 RLV3P/RED[7]
AE23
AD4
NC_30 LLV3N
AE23
1 1
NC_35 RLV3N/RED[6] AE26
AE26
AE2
NC_49
RLV0P/LVSYNC
RLV0N/LHSYNC
AE25
AF26
AE2
NC_44
LLV0P
LLV0N
LLV1P
AE25
AF26
AF25
UART_FRC_RX
RLV1N/LCK
AF25
AF8
AD9
NC_71
RLV2P/RED[9]
RLV1P/LDE
AE24
AF24
AF8
AD9
NC_66
NC_35
LLV1N
LLV2P
LLV2N
AE24
AF24
AF23
2 FRC_SCL 2
NC_40 RLV2N/RED[8]
AF23 LLVCKP
RLV4P/RED[5] AE9 AD22
AE9 AD22 NC_51 LLVCKN
NC_56 RLV4N/RED[4] AF9 AE22
AF9 AE22 NC_67 LLV4P
AF22 3
AE11
AF6
NC_72
NC_58
RLV5P/RED[3]
RLV5N/RED[2]
AF22
AE11
AF6
NC_53
LLV4N 3 FRC_SDA
NC_64
NC_69 AD19
AD19 GOE/GCLK1
AE6
TCON3/OE/GOE/GCLK2
AE19
AE6
NC_48 GSC/GCLK3
AE19
4 4
NC_53 TCON15/SCAN_BLK1 AF11 AD21
AF11 AD21
AD6
AD12
NC_74
NC_37
TCON18/CS7/GCLK5
TCON19/CS8/GCLK6
AE21
AF21
AD6
AD12
AE5
NC_69
NC_32
NC_38
LLV5P
LLV5N
LLV6P
AE21
AF21
AD20
UART_FRC_TX
NC_43 TCON11/CS5/HCON
AE5 AD20 NC_47 LLV6N
NC_52 TCON10/CS4/OPT_N AF12 AE20
AF12 AE20 NC_70 LLV7P
NC_75 TCON9/CS3/OPT_P AF5 AF20
AF5 AF20 NC_63 LLV7N
NC_68 TCON16/WPWM AE12 AF19
AE12 AF19 NC_54 GSPR
NC_59 TCON12/DPM AD18
AD18 GSP/VST
TCON1/STV/GSP/VST AE10 AE18
AE10 AE18 NC_52 SOE
NC_57 TCON5/TP/SOE AF7 AF18
AF7 AF18 NC_65 POL
NC_70 TCON14/SACN_BLK AD11
AD11 NC_37
NC_42 AD7
AD7 NC_33
NC_38 AD10 AB22
AD10 AB22 NC_36 VDD_ODD
NC_41 TCON21/CS10/VGH_ODD AE7 AB23
AE7 AB23 NC_49 VDD_EVEN
NC_54 TCON20/CS9/VGH_EVEN AF10 AC23
AF10 AC23 NC_68 GCLK4
NC_73 TCON13/LEDON AD8 AC22
AD8 AC22 NC_34 GCLK2
NC_39 TCON17/CS6/GCLK4
AB16
AB16 NC_23
NC_26 AA14
AA14 DPM
NC_19 AC15
AC15 HCON
NC_30
AE8
NC_55
NC_15
NC_31
NC_29
Y16
AC16
AC14
AE8
NC_50
NC_15
NC_26
LEDON
Y16
AC16
AC14 I2C +3.3V_Normal
Y11 AA16
Y11 AA16 NC_12 NC_20
NC_12 NC_21 Y19 AA15
Y19 AA15 GND_105 NC_19
GND_105 NC_20
EEPROM
NC_11
NC_17
Y10
AA11
AB15
NC_11
NC_17
SCAN_BLK
Y10
AA11
AB15
DIMMING
AB14
+3.3V_Normal NC_25
NC_24
AB14 SCAN_BLK1
HDCP EEPROM +3.3V_Normal

Addr:10101--
R140
R141
R142
3.3K
R143
3.3K
R144
2.2K
R145
2.2K
S7_NON_DIVX
1K
1K
S7T_NON_DIVX S7M_NON_DIVX
R156 10K
C105 IC101-*5 IC101-*3 IC101-*1 A_DIM PWM0
LGE101 (S7 NON_TON/DiX/RM) LGE105 (S7-Tcon Non_Divx/RM) LGE107 (S7M Non Divx/RM)
0.1uF
IC103 IC104 AE1
AF16
NC_48 LVACLKP/LLV6P/BLUE[3]
W26
W25
AE1
AF16
NC_43 RLV3P
W26
W25
AE1
AF16
FRC_DDR3_A0/DDR2_NC ACKP/RLV3P/RED[3]
W26
W25
R157 100
CAT24WC08W-T
AF1
NC_78
NC_64
LVACLKN/LLV6N/BLUE[2]
LVA0P/LLV3P/BLUE[9]
U26 AF1
NC_73
NC_59
RLV3N
RLV0P
U26 AF1
FRC_DDR3_A1/DDR2_A6
FRC_DDR3_A2/DDR2_A7
ACKM/RLV3N/RED[2]
A0P/RLV0P/RED[9]
U26
PWM_DIM PWM2
C107 M24M01-HRMN6TP AE3
AD14
AD3
NC_50
NC_45
LVA0N/LLV3N/BLUE[8]
LVA1P/LLV4P/BLUE[7]
U25
U24
V26
AE3
AD14
AD3
NC_45
NC_40
RLV0N
RLV1P
U25
U24
V26
AE3
AD14
AD3
FRC_DDR3_A3/DDR2_A1
FRC_DDR3_A4/DDR2_CASZ
A0M/RLV0N/RED[8]
A1P/RLV1P/RED[7]
U25
U24
V26
R113 AF15
NC_34 LVA1N/LLV4N/BLUE[6]
V25 AF15
NC_29 RLV1N
V25 AF15
FRC_DDR3_A5/DDR2_A10 A1M/RLV1N/RED[6]
V25
4.7K 0.1uF AF2

AE15
NC_77
NC_65
LVA2P/LLV5P/BLUE[5]
LVA2N/LLV5N/BLUE[4]
V24
W24
AF2
AE15
NC_72
NC_60
RLV2P
RLV2N
V24
W24
AF2
AE15
FRC_DDR3_A6/DDR2_A0
FRC_DDR3_A7/DDR2_A5
A2P/RLV2P/RED[5]
A2M/RLV2N/RED[4]
V24
W24 AMP_SDA
A0 1 R155
8 VCC
NC_62 LVA3P/LLV7P/BLUE[1] NC_57 RLVCKP FRC_DDR3_A8/DDR2_A2 A3P/RLV4P/RED[1]
AD2 Y26 AD2 Y26 AD2 Y26
NC_33 LVA3N/LLV7N/BLUE[0] NC_28 RLVCKN FRC_DDR3_A9/DDR2_A9 A3M/RLV4N/RED[0]
AD16 Y25 AD16 Y25 AD16 Y25
NC VCC
AD15
AE16
NC_47
NC_46
LVA4P/LLV8P
LVA4N/LLV8N
Y24 AD15
AE16
NC_42
NC_41
RLV4P
RLV4N
Y24 AD15
AE16
FRC_DDR3_A10/DDR2_A11
FRC_DDR3_A11/DDR2_A4
A4P/RLV5P/GREEN[9]
A4M/RLV5N/GREEN[8]
Y24 AMP_SCL 0
NC_63 NC_58 FRC_DDR3_A12/DDR2_A8
C111
A1 $0.199
1 8 AC26 AC26 AC26
7 WP
LVBCLKP/LLV0P/GREEN[5] WPWM BCKP/TCON13/GREEN[1]
2 R127 4.7K AF3

LVBCLKN/LLV0N/GREEN[4]
LVB0P/RLV6P/RED[1]
AC25
AA26
AA25 AF3
OPTP/FLK2
RLV5P
AC25
AA26
AA25 AF3
BCKM/TCON12/GREEN[0]
B0P/RLV6P/GREEN[7]
AC25
AA26
AA25 I2C_SDA 2.2uF OPT
NC_66 LVB0N/RLV6N/RED[0] NC_61 RLV5N FRC_DDR3_BA0/DDR2_BA2 B0M/RLV6N/GREEN[6]
AF14 AA24 AF14 AA24 AF14 AA24
NC_76 LVB1P/RLV7P/GREEN[9] NC_71 RLV6P FRC_DDR3_BA1/DDR2_ODT B1P/RLV7P/GREEN[5]
I2C_SCL E1 WP
AD1
NC_32 LVB1N/RLV7N/GREEN[8]
AB26
AB25
AD1
NC_27 RLV6N
AB26
AB25
AD1
FRC_DDR3_BA2/DDR2_A12 B1M/RLV7N/GREEN[4]
AB26
AB25 I2C_SCL
A2 3 6 SCL R128 22 2 7 AD13
AB24 AD13
RLV7P
AB24 AD13
B2P/RLV8P/GREEN[3]
AB24
AE14
AE13
NC_44
NC_61
NC_60
LVB2N/RLV8N/GREEN[6]
LVB3P/LLV1P/GREEN[3]
LVB3N/LLV1N/GREEN[2]
LVB4P/LLV0P/GREEN[1]
AC24
AD26
AD25
AD24
AE14
AE13
NC_39
NC_56
NC_55
RLV7N
OPTN/FLK3
FLK
GCLK6
AC24
AD26
AD25
AD24
AE14
AE13
FRC_DDR3_MCLK/DDR2_MCLK
FRC_DDR3_CKE/DDR2_RASZ
FRC_DDR3_MCLKZ/DDR2_MCLKZ
B2M/RLV8N/GREEN[2]
B3P/TCON11/BLUE[9]
B3M/TCON10/BLUE[8]
B4P/TCON9/BLUE[7]
AC24
AD26
AD25
AD24
LD650 Scan
LVB4N/LLV0N/GREEN[0] GCLK5 B4M/TCON8/BLUE[6]
AE4 AE4 AE4
VSS NEC_SDA
5 SDA
NC_51 NC_46 FRC_DDR3_ODT/DDR2_BA1
4 E2
3 A0’h 6
SCL
R111 22 I2C_SCL
AD5
AF4
AD4
NC_36
NC_67
NC_35
RLV3P/RED[7]
RLV3N/RED[6]
RLV0P/LVSYNC
AD23
AE23
AE26
AD5
AF4
AD4
NC_31
NC_62
NC_30
LLV3P
LLV3N
LLV0P
AD23
AE23
AE26
AD5
AF4
AD4
FRC_DDR3_RASZ/DDR2_WEZ
FRC_DDR3_CASZ/DDR2_CKE
FRC_DDR3_WEZ/DDR2_BA0
CCKP/LLV3P
CCKM/LLV3N
C0P/LLV0P/BLUE[5]
AD23
AE23
AE26
NEC_SCL
SCAN_BLK2 R158 100 FRC_PWM1
AE2 AE25 AE2 AE25 AE2 AE25
R129 22 I2C_SDA NC_49 RLV0N/LHSYNC

RLV1N/LCK
RLV2P/RED[9]
AF26
AF25
NC_44 LLV0N
LLV1P
LLV1N
AF26
AF25
FRC_DDR3_RESETB/DDR2_A3 C0M/LLV0N/BLUE[4]
C1P/LLV1P/BLUE[3]
C1M/LLV1N/BLUE[2]
AF26
AF25 OPT
AF8 AE24 AF8 AE24 AF8 AE24
NC_71 RLV1P/LDE NC_66 LLV2P FRC_DDR3_DQSL/DDR2_DQS0 C2P/LLV2P/BLUE[1]
AD9 AF24 AD9 AF24 AD9 AF24
VSS
4 5
SDA
R112 22 AE9
NC_40 RLV2N/RED[8]
RLV4P/RED[5]
AF23
AD22 AE9
NC_35 LLV2N
LLVCKP
AF23
AD22 AE9
FRC_DDR3_DQSLB/DDR2_DQSB0 C2M/LLV2N/BLUE[0]
C3P/LLV4P
AF23
AD22
R159 100 FRC_PWM0
I2C_SDA AF9
AE11
NC_56
NC_72
RLV4N/RED[4]
RLV5P/RED[3]
RLV5N/RED[2]
AE22
AF22
AF9
AE11
NC_51
NC_67
LLVCKN
LLV4P
LLV4N
AE22
AF22
AF9
AE11
FRC_DDR3_DQSU/DDR2_DQS1
FRC_DDR3_DQSUB/DDR2_DQSB1
C3M/LLV4N
C4P/LLV5P
C4M/LLV5N
AE22
AF22
AF6
NC_58
AF6
NC_53
AF6
FRC_DDR3_DML/DDR2_DQ7
SCAN_BLK1/OPC_OUT OPT
C104 C106 AE6
AF11
NC_69
NC_53
TCON3/OE/GOE/GCLK2
TCON15/SCAN_BLK1
AD19
AE19
AD21
AE6
AF11
NC_64
NC_48
GOE/GCLK1
GSC/GCLK3
AD19
AE19
AD21
AE6
AF11
FRC_DDR3_DMU/DDR2_DQ11
FRC_DDR3_DQL0/DDR2_DQ6
DCKP/TCON5
DCKM/TCON4
AD19
AE19
AD21
8pF 8pF AD6

AD12
AE5
NC_74
NC_37
NC_43
TCON18/CS7/GCLK5
TCON19/CS8/GCLK6
TCON11/CS5/HCON
AE21
AF21
AD20
AD6
AD12
AE5
NC_69
NC_32
NC_38
LLV5P
LLV5N
LLV6P
AE21
AF21
AD20
AD6
AD12
AE5
D0P/LLV6P
D0M/LLV6N
D1P/LLV7P
AE21
AF21
AD20
NC_52 TCON10/CS4/OPT_N NC_47 LLV6N FRC_DDR3_DQL4/DDR2_DQ4 D1M/LLV7N
OPT OPT AF12

AF5
AE12
NC_75
NC_68
TCON9/CS3/OPT_P
TCON16/WPWM
AE20
AF20
AF19
AF12
AF5
AE12
NC_70
NC_63
LLV7P
LLV7N
AE20
AF20
AF19
AF12
AF5
AE12
FRC_DDR3_DQL5/DDR2_NC
D2P/LLV8P
D2M/LLV8N
AE20
AF20
AF19
NC_59 TCON12/DPM NC_54 GSPR FRC_DDR3_DQL7/DDR2_DQ5 D3P/TCON3
AD18 AD18 AD18
TCON1/STV/GSP/VST GSP/VST D3M/TCON2
AE10 AE18 AE10 AE18 AE10 AE18
NC_57 TCON5/TP/SOE NC_52 SOE FRC_DDR3_DQU0/DDR2_DQ8 D4P/TCON1
AF7 AF18 AF7 AF18 AF7 AF18
NC_70 TCON14/SACN_BLK NC_65 POL FRC_DDR3_DQU1/DDR2_DQ14 D4M/TCON0
AD11 AD11 AD11
NC_42 NC_37 FRC_DDR3_DQU2/DDR2_DQ13
AD7 AD7 AD7
NC_38 NC_33 FRC_DDR3_DQU3/DDR2_DQ12
AD10 AB22 AD10 AB22 AD10 AB22
NC_41 TCON21/CS10/VGH_ODD NC_36 VDD_ODD FRC_DDR3_DQU4/DDR2_DQ15 GPIO0/TCON15/HSYNC/VDD_ODD
AE7 AB23 AE7 AB23 AE7 AB23
NC_54 TCON20/CS9/VGH_EVEN NC_49 VDD_EVEN FRC_DDR3_DQU5/DDR2_DQ9 GPIO1/TCON14/VSYNC/VDD_EVEN
AF10 AC23 AF10 AC23 AF10 AC23
NC_73 TCON13/LEDON NC_68 GCLK4 FRC_DDR3_DQU6/DDR2_DQ10 GPIO2/TCON7/LDE/GCLK4
AD8 AC22 AD8 AC22 AD8 AC22
NC_39 TCON17/CS6/GCLK4 NC_34 GCLK2 FRC_DDR3_DQU7/DDR2_DQM1 GPIO3/TCON6/LCK/GCLK2
AB16 AB16 AB16

NC_26 NC_23 FRC_GPIO0/UART_RX
AA14 AA14 AA14
NC_19 DPM FRC_GPIO1
AC15 AC15 AC15
NC_30 HCON FRC_GPIO3
Y16 Y16 Y16

NC_15 NC_15 FRC_GPIO8
AC16 AC16 AC16
NC_31 NC_26 FRC_GPIO9/UART_TX
AE8 AC14 AE8 AC14 AE8 AC14
NC_55 NC_29 NC_50 LEDON FRC_DDR3_NC/DDR2_DQM0 FRC_GPIO10
Y11 AA16 Y11 AA16 Y11 AA16

NC_12 NC_21 NC_12 NC_20 FRC_REXT FRC_I2CM_DA
Y19 AA15 Y19 AA15 Y19 AA15
GND_105 NC_20 GND_105 NC_19 FRC_TESTPIN FRC_I2CM_CK
Y10 Y10 Y10

NC_11 NC_11 FRC_I2CS_DA
AA11 AA11 AA11
NC_17 NC_17 FRC_I2CS_CK
AB15 AB15 AB15

NC_25 SCAN_BLK FRC_PWM0
AB14 AB14 AB14
NC_24 SCAN_BLK1 FRC_PWM1
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES

SPECIAL FEATURES IMPORTANT FOR PROTECTION FROM X-RADIATION.
FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS GP2_Saturn7M Ver. 1.3
ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. FLASH/EEPROM/GPIO 1
+3.3V_Normal RSDS Power OPT +1.26V_VDDC +1.26V_VDDC
MODEL OPTION VDD_RSDS:88mA
VDDC 1.26V VDDC : 2026mA
MODEL OPTION
VDD_RSDS
100/120Hz LVDS
OPT
PIN NAME
1K
1K
1K
1K
PIN NO. HIGH LOW
1K
1K
1K
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
DDR_512MB
MINI_LVDS
L213
10uF
10uF
10uF
+2.5V_Normal BLM18PG121SN1D
MODEL_OPT_0 G19 FRC NO FRC
FHD
FRC
OLED
GIP
R206
R208
R211
R226
R295
R294
R214
L214
C275
C276
C228
C4006
C4011
C4013
C4019
C4024
MODEL_OPT_1 C5 MINI LVDS LVDS VDD33 BLM18PG121SN1D
C277
C280
C283
C292
C299
R201 100 MODEL_OPT_2 F7 DDR_512MB DDR_256MB S7M C4005
IF_AGC_SEL MODEL_OPT_0 0.1uF
R202 100
LNA2_CTL MODEL_OPT_1 MODEL_OPT_3 B6 FHD HD
R203 100
RF_SWITCH_CTL MODEL_OPT_2
R204 100 MODEL_OPT_4
BT_ON/OFF MODEL_OPT_3 E18 100/120Hz LVDS 50/60Hz LVDS
R210 100
3D_POWER_EN MODEL_OPT_4
MODEL_OPT_5 IC101
R213 3D 100 D18 GIP NON_GIP
/3D_FPGA_RESET MODEL_OPT_5
3D +1.26V_VDDC LGE107D (S7M Divx_Non RM)
MODEL_OPT_6 MODEL_OPT_6 F9 OLED LCD
Normal Power 3.3V S7M_DIVX
50/60Hz LVDS
1K
1K
1K
1K
1K
1K
1K
+3.3V_Normal VDD33
DDR_256MB
H11 G18
NON_GIP VDDC_1 GND_1
NO_FRC
H12 H9
LVDS
HD
LCD
VDD33_T/VDDP/U3_VD33_2:47mA VDDC_2 GND_2

L204 H13 H10
R207
R209
R212
R227
R293
R297
VDDC_3 GND_3
R215
BLM18PG121SN1D H14 H18

VDDC_4 GND_4
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
H15 H19
0.1uF
0.1uF
0.1uF
Close to MSTAR DTV_IF VDDC_5 GND_5
C284 10uF
C293 10uF
C4001 10uF
J12 J10
R288 100 C257 0.1uF VDDC_6 GND_6
IF_P_MSTAR J13 J17
R289 100 C258 0.1uF VDDC_7 GND_7
IC101 IF_N_MSTAR
C4007
C4012
C4014
C4020
C4031
J14 J18
C4025
C4043
C4044
LGE107D (S7M Divx_Non RM) VDDC_8 GND_8
J15 J19
C250 0.1uF R4002 47 TU_SIF VDDC_9 GND_9
J16 K9
C251 0.1uF R4003 47
1000pF
VDDC_10 GND_10
OPT
L18 K10
C264
F1 W2 VDDC_11 GND_11
K11
CK+_HDMI1
F2
A_RXCP S7M_DIVX VIFP
W1
TP201 ANALOG SIF GND_12
Close to MSTAR AVDD_MEMPLL:24mA AU33:31mA FRC_AVDD:60mA H16 K12
CK-_HDMI1 A_RXCN VIFM TP202 MIU0VDDC A_DVDD GND_13
G2 +2.5V_Normal K19 K13
D0+_HDMI1 A_RX0P VDD33 AU33 FRC_AVDD MIU1VDDC
G3 V2 B_DVDD GND_14
K14
D0-_HDMI1 A_RX0N IP GND_15
H3 V1 L215 L221 L19 K15
D1+_HDMI1 A_RX1P IM FRC_VDDC_0 GND_16
G1 +3.3V_Normal BLM18PG121SN1D BLM18PG121SN1D
0.1uF
0.1uF
D1-_HDMI1 M18 K16
A_RX1N L227 FRC_VDDC_1 GND_17
H1 Y2 M19 K17
D2+_HDMI1 A_RX2P SSIF/SIFP BLM18PG121SN1D C4015 FRC_VDDC_2 GND_18
H2 Y1 N18 K18
D2-_HDMI1 A_RX2N SSIF/SIFM 0.1uF FRC_VDDC_3 GND_19
F5
C4023
C4040
N19 L9
DDC_SDA_1 DDCDA_DA/GPIO24 C4064 Close to MSTAR FRC_VDDC_4 GND_20
F4 U3 R4019 N20 L10
DDC_SCL_1 DDCDA_CK/GPIO23 QP TP203 0.1uF FRC_VDDC_5 GND_21
E6 V3 1K P18 L11
HPD1 HOTPLUGA/GPIO19 QM TP204 R4020 FRC_VDDC_6 GND_22
FRC_VDD33_DDR:50mA P19 L12
10K FRC_LPLL:13mA FRC_MPLL:4mA FRC_VDDC_7 GND_23
D3 Y5 VDD33 P20 L13
CK+_HDMI2 B_RXCP IFAGC IF_AGC_MAIN VDD33 FRC_LPLL FRC_VDD33_DDR
FRC_VDDC_8 GND_24
C1 Y4 R4032 0 L14
CK-_HDMI2 B_RXCN RF_TAGC TP205 AMP_SCL C4065 GND_25
D1 R4033 0 0.022uF L206 L222 Y12 L15
D0+_HDMI2 B_RX0P AMP_SDA TU/DEMOD_I2C BLM18PG121SN1D BLM18PG121SN1D FRCVDDC U3_DVDD_DDR GND_26
D2 U1 CHINA_OPT R291 16V
0.1uF
0.1uF
0.1uF
22 L16
D0-_HDMI2 B_RX0N TGPIO0/UPGAIN DEMOD_SCL GND_27
E2 U2 CHINA_OPT R292 22 L17
D1+_HDMI2 B_RX1P TGPIO1/DNGAIN DEMOD_SDA GND_28
E3 R3 J11 M9
D1-_HDMI2 B_RX1N TGPIO2/I2C_CLK TU_SCL AVDD1P2 GND_29
F3 T3
C4016
C4041
C4045 1uF L7 M10
D2+_HDMI2 TU_SDA
C286
B_RX2P TGPIO3/I2C_SDA DVDD_NODIE GND_30
E1 M11
D2-_HDMI2 B_RX2N GND_31
D4 T2 C261 27pF M12
DDC_SDA_2 DDCDB_DA/GPIO26 XTALIN GND_32
E4 T1 ADC2P5 H7 M13
R287
DDC_SCL_2 X201 VDD33_DVI:163mA
DDCDB_CK/GPIO25 XTALOUT AVDD2P5_ADC_1 GND_33
1M
D5 24MHz +3.3V_Normal VDD33_DVI AVDD_DMPLL J7 M14
HPD2 HOTPLUGB/GPIO20 C262 27pF AVDD2P5_ADC_2 GND_34
HDMI
J8 M15
AA2 G14 R4028 L207 L217 AVDD25_REF GND_35
0 OPT AMP_SDA BLM18PG121SN1D BLM18PG121SN1D M16
CK+_HDMI4 C_RXCP SPDIF_IN/GPIO177 GND_36
AA1 G13 R296 100 M17
CK-_HDMI4 C_RXCN SPDIF_OUT/GPIO178 SPDIF_OUT GND_37
AB1 AU25
0.1uF
C4002
0.1uF
C4008
0.1uF
C4017
0.1uF
C287 C288 L8 N10
D0+_HDMI4
C294
C_RX0P 10uF AVDD_AU25 GND_38
AA3 0.1uF N11
D0-_HDMI4 C_RX0N B/T USB GND_39
AB3 B7 N12
D1+_HDMI4 C_RX1P DM_P0 BT_DM GND_40
AB2 A7 AVDD2P5 W15 N13
D1-_HDMI4 C_RX1N DP_P0 BT_DP PVDD_1 GND_41
AC2 AVDD2P5 Y15 N14
D2+_HDMI4 C_RX2P AVDD_DMPLL/AVDD_NODIE:7.362mA PVDD_2 GND_42
AC1 AF17 N15
D2-_HDMI4 C_RX2N DM_P1 SIDE_USB_DM GND_43
AB4 AE17 AVDD25_PGA U8 N16
DDC_SDA_4 DDCDC_DA/GPIO28 DP_P1 SIDE_USB_DP AVDD25_PGA GND_44
AA4 N17
DDC_SCL_4 DDCDC_CK/GPIO27 SIDE USB GND_45
AC3 P10
HPD4 HOTPLUGC/GPIO21 GND_46
F14 AVDD_DMPLL M8 P11
I2S_IN_BCK/GPIO175 NEC_SDA AVDD_NODIE GND_47
A2 F13 P12
CK+_HDMI3 D_RXCP I2S_IN_SD/GPIO176 COMP2_DET GND_48
A3 F15 P13
CK-_HDMI3 D_RXCN I2S_IN_WS/GPIO174 NEC_SCL GND_49
B3 VDD33_DVI N9 P14
D0+_HDMI3 D_RX0P
D0-_HDMI3
A1
D_RX0N I2S_OUT_BCK/GPIO181
D20
AUD_SCK
Normal 2.5V P9
AVDD_DVI_1
AVDD_DVI_2
GND_50
GND_51
P15
B1 E20 AVDD2P5/ADC2P5:162mA N8 P16
I2S_I/F
D1+_HDMI3 D_RX1P I2S_OUT_MCK/GPIO179 AUD_MASTER_CLK AVDD3P3_CVBS GND_52
B2 D19 AVDD_DMPLL P8 P17
D1-_HDMI3 D_RX1N I2S_OUT_SD/GPIO182 AUD_LRCH +2.5V_Normal AVDD2P5 AVDD2P5 ADC2P5
C2 F18 R4029 AVDD_DMPLL GND_53
0 OPT R10
D2+_HDMI3 D_RX2P I2S_OUT_SD1/GPIO183 AMP_SCL GND_54
C3 E18 L211 R11
D2-_HDMI3 D_RX2N I2S_OUT_SD2/GPIO184 MODEL_OPT_4 R4022 GND_55
B4 D18 BLM18PG121SN1D 0 AU33 T7 R12
DDC_SDA_3 DDCDD_DA/GPIO30 I2S_OUT_SD3/GPIO185 MODEL_OPT_5
0.1uF
0.1uF
C4 E19 AVDD_AU33 GND_56
U7 R13
C289 10uF
DDC_SCL_3 DDCDD_CK/GPIO29 I2S_OUT_WS/GPIO180 AUD_LRCK 1/10W AVDD_EAR33 GND_57
E5 5% R14
HPD3 HOTPLUGD/GPIO22 GND_58
D6 R15
CEC_REMOTE_S7 CEC/GPIO5
C4026
N1 C236 2.2uF VDD33 GND_59
C295
T9 R16
LINE_IN_0L SC1/COMP1_L_IN AVDD33_T GND_60
P3 C237 2.2uF R17
R4024 22 LINE_IN_0R SC1/COMP1_R_IN GND_61
G5 P1 C238 2.2uF R8 R18
AUDIO IN
DSUB_HSYNC R4025 22 HSYNC0 LINE_IN_1L AV_L_IN VDDP_1 GND_62
G6 P2 C239 2.2uF R9 T10
DSUB_VSYNC VSYNC0 LINE_IN_1R AV_R_IN +2.5V_Normal AU25 +2.5V_Normal AVDD25_PGA
VDDP_2 GND_63
R228 33 C204 0.047uF K1 P4 C4059 2.2uF T8 T11
DSUB_R+ RIN0P LINE_IN_2L SIDEAV_L_IN VDDP_3 GND_64
DSUB
R229 68 C205 0.047uF L3 P5 C4060 2.2uF L212 L219 T12

DSUB_R- RIN0M LINE_IN_2R SIDEAV_R_IN GND_65
R230 33 C206 0.047uF K3 R6 C242 2.2uF BLM18PG121SN1D BLM18PG121SN1D T13
DSUB_G+ GIN0P LINE_IN_3L COMP2_L_IN
0.1uF
0.1uF
R231 68 C207 0.047uF K2 T6 GND_66
C243 2.2uF V20 T14
DSUB_G- GIN0M LINE_IN_3R COMP2_R_IN FRC_VD33_2_1 GND_67
R232 33 C208 0.047uF J3 U5 C244 2.2uF W20 T15
DSUB_B+ BIN0P LINE_IN_4L PC_L_IN AU25:10mA AVDD25_PGA:13mA FRC_VD33_2_2 GND_68
R233 68 C209 0.047uF J2 V5 C245 2.2uF T16
DSUB_B- BIN0M LINE_IN_4R PC_R_IN
C4027
R234 0 C210 1000pF J1 U6 C246 VDD_RSDS GND_69
C296
2.2uF OPT U19 T17
10K
10K
R4026
R4023
SOGIN0 LINE_IN_5L FRC_AVDD_RSDS_1 GND_70

V6 C247 2.2uF OPT U20 T18
SCART1_RGB/COMP1 LINE_IN_5R
V19
FRC_AVDD_RSDS_2 GND_71
T19
G4 FRC_AVDD_RSDS_3 GND_72
U10
SC1_ID HSYNC1 GND_73
H6 U4 W19 U11
AUDIO OUT
SC1_FB VSYNC1 LINE_OUT_0L BT_LOUT FRC_AVDD FRC_AVDD GND_74
R253 33 C211 0.047uF K5 W3 U18 U12
SC1_R+/COMP1_Pr+ RIN1P LINE_OUT_2L SCART1_Lout FRC_LPLL FRC_AVDD_LPLL GND_75
R254 68 C212 0.047uF K4 W4 TP207 T20 U13
SC1_R-/COMP1_Pr- RIN1M LINE_OUT_3L FRC_AVDD_MPLL GND_76
R255 C213 J4 V4
SC1_G+/COMP1_Y+
R256
33
68 C214
0.047uF
0.047uF K6
GIN1P LINE_OUT_0R
Y3
TP208 DDR3 1.5V FRC_VDD33_DDR Y14
GND_77
U14
U15
SC1_G-/COMP1_Y- GIN1M LINE_OUT_2R SCART1_Rout
BLM18PG121SN1D
R257 33 0.047uF H4 W5 FRC_VDD33_DDR GND_78
C215 TP209 U16
SC1_B+/COMP1_Pb+ BIN1P LINE_OUT_3R GND_79
R258 68 C216 0.047uF J6 AVDD_DDR0 U17
SC1_B-/COMP1_Pb- BIN1M +1.5V_DDR AVDD_DDR0:55mA AVDD_DDR1:55mA
J5 R4 GND_80
C217 1000pF VDD33 V7
SC1_SOG_IN SOGIN1 MIC_DET_IN GND_81
R236 0 T5 C234 OPT 2.2uF R19 V8
0.1uF
AVDD_DDR0 AVDD_DDR1
5%
1/10W
0
R4027
MICCM
C4046
0.1uF
AVDD_MEMPLL GND_82
L209
NON_EU R5 C235 2.2uF W14 V9
MICIN FRC_AVDD_MEMPLL GND_83
H5 V10
HSYNC2 OPT
R237 33 C218 0.047uF N3 T4 GND_84
V11
COMP2
COMP2_Pr+ RIN2P AUCOM L202 GND_85
C285
R238 68 C219 0.047uF N2 AVDD_DDR0 D15 V12
C278
C281
C4018
C4022
COMP2_Pr- RIN2M BLM18SG121TN1D
0.1uF
0.1uF
C4003
0.1uF
C4009
0.1uF
C4028
0.1uF
C4032
0.1uF
C4036
0.1uF
C4038
0.1uF
AVDD_DDR0_D_1 GND_86
C4042
0.1uF
R239 M2 P7
C290
C297
33 C220 0.047uF D16 V13
10uF
10uF
10uF
10uF
COMP2_Y+ GIN2P VRM AVDD_DDR0_D_2 GND_87
R240 68 C221 0.047uF M1 C249 C253 C256 C263 E15 V14
COMP2_Y- GIN2M 4.7uF 1uF 0.1uF 10uF AVDD_DDR0_D_3 GND_88
R241 33 C222 0.047uF L2 R7 E16 V15
COMP2_Pb+ BIN2P VAG AVDD_DDR0_D_4 GND_89
R242 68 C223 0.047uF L1 P6 E17 V16
COMP2_Pb- BIN2M VRP AVDD_DDR0_C GND_90
R243 0 C224 1000pF M3 V17
BLM18PG121SN1D
CM2012F5R6KT
SOGIN2
R1 L203 5.6uH H/P OUT AVDD_DDR1 F16
GND_91
V18
HP_OUT_1L HP_LOUT +1.5V_FRC_DDR AVDD_DDR0
R2 L205 5.6uH AVDD_DDR1_D_1 GND_92
AVDD_DDR_FRC:55mA F17 W7
HP_OUT_1R HP_ROUT AVDD_DDR1_D_2 GND_93
R244 33 C225 0.047uF N4 CM2012F5R6KT G16 W8
4.7uF
4.7uF
TU_CVBS CVBS0P AVDD_DDR1_D_3 GND_94
R4014
1/16W
C268
C272
R245 33 C226 0.047uF N6 AVDD_DDR_FRC MVREF G17 W9
L210
SC1_CVBS_IN CVBS1P
FRC
AVDD_DDR1_D_4 GND_95
RMII For Ethernet
R246 33 C227 0.047uF L4 E21
1K
1%
H17 W10
CVBS In/OUT
AV_CVBS_IN CVBS2P ET_RXD0 EPHY_RXD0 AVDD_DDR1_C GND_96

R4016 33 C4057 0.047uF L5 E22 R278 ETHERNET 33 W11
SIDEAV_CVBS_IN CVBS3P ET_TXD0 EPHY_TXD0 GND_97
R248 33 C229 0.047uF L6 W12
FRC
FRC
FRC
FRC
C4004 FRC
C4010 FRC
CHB_CVBS_IN
C240 FRC
CVBS4P GND_98
R4015
1/16W
R249 33 C230 0.047uF M4 D21 AVDD_DDR_FRC
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
AB11 W13
0.1uF
C241
AV_CVBS_IN2 CVBS5P ET_RXD1 EPHY_RXD1 FRC_AVDD_DDR_D_1 GND_99
10uF
10uF
R250 33 C231 0.047uF M5 F21 R280 ETHERNET 33
1K
1%
AB12 W16
EPHY_TXD1
C279
C282
C291
C298
C203 CVBS6P ET_TXD1 FRC_AVDD_DDR_D_2 GND_100
R251 33 C232 0.047uF K7 AC11 W17
1000pF CVBS7P FRC_AVDD_DDR_D_3 GND_101
OPT E23 AC12 W18
ET_REFCLK EPHY_REFCLK FRC_AVDD_DDR_D_4 GND_102
TP210 M6 D22 R282 ETHERNET 33 AA12 Y13
CVBS_OUT1 ET_TX_EN EPHY_EN FRC_AVDD_DDR_C GND_103
DTV/MNT_VOUT M7 F22 R283 ETHERNET 33 Y18
CVBS_OUT2 ET_MDC EPHY_MDC GND_104
D23 R284 ETHERNET 33 AA13
ET_MDIO EPHY_MDIO GND_105
R252 68 C233 0.047uF N5 F23 R285 ETHERNET 33
EPHY_CRS_DV
RSDS Power OPT AB13
VCOM0 ET_CRS GND_106
+1.26V_VDDC AC13
MIU0VDDC MVREF GND_107
Close to MSTAR +1.26V_VDDC FRCVDDC G15 D17
F8 MVREF GND_108
TP206 L228 H23
AVLINK OPT GND_109
G8 R298 100 BLM18SG700TN1D L225 AF13
IRINT IR BLM18SG700TN1D GND_110
K8 Y7 J9 L223
0.1uF
TESTPIN NC_1 GND_FU
0.1uF
A4 MIU1VDDC U9 BLM18SG121TN1D
C4066 10uF
Y8
SOC_RESET
C4061 10uF
AV_CVBS_IN2 RESET NC_2 PGA_VCOM
Y17 FRC L226
TP211 U3_RESET +3.3V_Normal
R205 BLM18SG700TN1D
0.1uF
C4062
R4006
C4063 10uF
C4058
10K
FRC
22 10K
FRC_RESET
R4018 C4056
R4017
10K
OPT
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. MAIN_2 2
IC301-*1
H5TQ1G63BFR-H9C
VCC1.5V_U3_DDR
DDR3 1.5V By CAP - Place these Caps near Memory VCC1.5V_U3_DDR
FRC_DDR_1333
+1.5V_FRC_DDR
N3 M8
A0 VREFCA
P7
L301 A1
P3
A2
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
C301
10uF
C315
N2 H1
C303
C305
C306
C307
C308
C309
C310
C311
C313
C316
C317
C318
C319
C320
C321
C322
C323
C324 A3 VREFDQ
C325 P8
10uF 0.1uF A4
P2
10V 16V A5
R8 L8
A6 ZQ
R2
Close to DDR Power Pin A7
T8
A8
R3 B2
A9 VDD_1
L7 D9
A10/AP VDD_2
R7 G7
A11 VDD_3
N7 K2
A12/BC VDD_4
T3 K8
A13 VDD_5
VCC1.5V_U3_DDR N1
VCC1.5V_U3_DDR VDD_6
M7 N9
A15 VDD_7
R1
VDD_8
M2 R9
R301
1K 1%
R304
1K 1%
BA0 VDD_9
S7M_DIVX N8
BA1
M3
C-MVREFDQ IC101 BA2
A1
0.1uF
C-MVREFCA
1000pF
0.1uF
1000pF
1%
LGE107D (S7M Divx_Non RM) VDDQ_1
1%
J7 A8
R302
CK VDDQ_2
R305 K7 C1
CK VDDQ_3
C304
1K
K9 C9
C302
C314
1K AR301
C312
AE1 W26 CKE VDDQ_4
D2
C-MA9 C-TMA9 C-TMA0 FRC_DDR3_A0/DDR2_NC ACKP/RLV3P/RED[3] RXBCK+ VDDQ_5
AF16 W25 L2 E9
C-MA2 C-TMA2 C-TMA1 FRC_DDR3_A1/DDR2_A6 ACKM/RLV3N/RED[2] RXBCK- CS VDDQ_6
AF1 U26 K1 F1
C-MA0 C-TMA0 C-TMA2 FRC_DDR3_A2/DDR2_A7 A0P/RLV0P/RED[9] RXB0+ ODT VDDQ_7
AE3 U25 J3 H2
C-MBA2 C-TMBA2 C-TMA3 FRC_DDR3_A3/DDR2_A1 A0M/RLV0N/RED[8] RXB0- RAS VDDQ_8
AD14 U24 K3 H9
10 C-TMA4 RXB1+
CLose to DDR3 CLose to Saturn7M IC AR302 AD3
FRC_DDR3_A4/DDR2_CASZ A1P/RLV1P/RED[7]
V26 L3
CAS VDDQ_9
C-TMA5 FRC_DDR3_A5/DDR2_A10 A1M/RLV1N/RED[6] RXB1- WE
C-MA8 C-TMA8 AF15 V25 J1
C-TMA6 FRC_DDR3_A6/DDR2_A0 A2P/RLV2P/RED[5] RXB2+ NC_1
C-MA6 C-TMA6 AF2 V24 T2 J9
C-TMA7 FRC_DDR3_A7/DDR2_A5 A2M/RLV2N/RED[4] RXB2- RESET NC_2
C-MA4 C-TMA4 AE15 W24 L1
C-TMA8 FRC_DDR3_A8/DDR2_A2 A3P/RLV4P/RED[1] RXB3+ NC_3
C-MBA1 C-TMBA1 AD2 Y26 L9
C-TMA9 FRC_DDR3_A9/DDR2_A9 A3M/RLV4N/RED[0] RXB3- NC_4
IC301 10 AD16 Y25 F3 T7
C-TMA10 FRC_DDR3_A10/DDR2_A11 A4P/RLV5P/GREEN[9] RXB4+ DQSL NC_6
H5TQ1G63BFR-12C AR303 AD15 Y24 G3
C-TMA11 FRC_DDR3_A11/DDR2_A4 A4M/RLV5N/GREEN[8] RXB4- DQSL
C-MA10 C-TMA10 AE16
C-TMA12 FRC_DDR3_A12/DDR2_A8
FRC_DDR_1600 C-MA12 C-TMA12 C7 A9
AC26 DQSU VSS_1
M8 N3 C-MA1 C-TMA1 B7 B3
C-MVREFCA VREFCA A0 C-MA0 BCKP/TCON13/GREEN[1] RXACK+ DQSU VSS_2
P7 C-MA11 C-TMA11 AC25 E1
A1 C-MA1 BCKM/TCON12/GREEN[0] RXACK- VSS_3
P3 10 AA26 E7 G8
A2 C-MA2 B0P/RLV6P/GREEN[7] RXA0+ DML VSS_4
H1 N2 AR304 AF3 AA25 D3 J2
C-MVREFDQ VREFDQ A3 C-MA3 C-TMBA0 FRC_DDR3_BA0/DDR2_BA2 B0M/RLV6N/GREEN[6] RXA0- DMU VSS_5
P8 C-MA3 C-TMA3 AF14 AA24 J8
C-MA4 C-TMBA1 FRC_DDR3_BA1/DDR2_ODT B1P/RLV7P/GREEN[5] RXA1+ VSS_6
A4 AD1 AB26 E3 M1
P2 C-MA5 C-TMA5 C-TMBA2 RXA1-
R303 A5 C-MA5 FRC_DDR3_BA2/DDR2_A12 B1M/RLV7N/GREEN[4] DQL0 VSS_7
L8 R8 C-MA7 C-TMA7 AB25 F7 M9
ZQ A6 C-MA6 B2P/RLV8P/GREEN[3] RXA2+ DQL1 VSS_8
R2 C-MRESETB C-TMRESETB AD13 AB24 F2 P1
240 C-MA7 C-TMCK FRC_DDR3_MCLK/DDR2_MCLK B2M/RLV8N/GREEN[2] RXA2- DQL2 VSS_9
A7 10 AE14 AC24 F8 P9
1% T8 C-TMCKE RXA3+
A8 C-MA8 FRC_DDR3_CKE/DDR2_RASZ B3P/TCON11/BLUE[9] DQL3 VSS_10
B2 R3 R307 AE13 AD26 H3 T1
VDD_1 C-MA9 C-TMCKB FRC_DDR3_MCLKZ/DDR2_MCLKZ B3M/TCON10/BLUE[8] RXA3- DQL4 VSS_11
A9 C-MCK C-TMCK AD25 H8 T9
D9 L7 RXA4+
VDD_2 A10/AP C-MA10 10 B4P/TCON9/BLUE[7] DQL5 VSS_12
G7 R7 AD24 G2
VDD_3 C-MA11 R308 B4M/TCON8/BLUE[6] RXA4- DQL6
A11 AE4 H7
K2 N7 C-MCKB C-TMCKB C-TMODT
VDD_4 A12/BC C-MA12 FRC_DDR3_ODT/DDR2_BA1 DQL7
K8 T3 10 AD5 B1
VDD_5 A13 C-TMRASB FRC_DDR3_RASZ/DDR2_WEZ VSSQ_1
N1 R309 AF4 AD23 D7 B9
VDD_6 C-TMCASB FRC_DDR3_CASZ/DDR2_CKE CCKP/LLV3P RXCCK+ DQU0 VSSQ_2
N9 M7 C-MCKE C-TMCKE AD4 AE23 C3 D1
10 C-TMWEB FRC_DDR3_WEZ/DDR2_BA0 CCKM/LLV3N RXCCK- DQU1 VSSQ_3
VDD_7 A15 AE26 C8 D8
R1 RXC0+
VDD_8 R310 C0P/LLV0P/BLUE[5] DQU2 VSSQ_4
R9 M2 AE2 AE25 C2 E2
VCC1.5V_U3_DDR C-MBA0 C-MRASB C-TMRASB C-TMRESETB FRC_DDR3_RESETB/DDR2_A3 C0M/LLV0N/BLUE[4] RXC0- DQU3 VSSQ_5
VDD_9 BA0 10 AF26 A7 E8
N8 RXC1+
BA1 C-MBA1 C1P/LLV1P/BLUE[3] DQU4 VSSQ_6
M3 AR305 AF25 A2 F9
BA2 C-MBA2 C1M/LLV1N/BLUE[2] RXC1- DQU5 VSSQ_7
A1 C-MCASB C-TMCASB AF8 AE24 B8 G1
C-MCK C-TMDQSL FRC_DDR3_DQSL/DDR2_DQS0 C2P/LLV2P/BLUE[1] RXC2+ DQU6 VSSQ_8
VDDQ_1 AD9 AF24 A3 G9
A8 J7 C-MODT C-TMODT
R306
150
C-TMDQSLB FRC_DDR3_DQSLB/DDR2_DQSB0 C2M/LLV2N/BLUE[0] RXC2-

OPT
VDDQ_2 CK AF23 DQU7 VSSQ_9

C1 K7 C-MWEB C-TMWEB RXC3+
VDDQ_3 CK C3P/LLV4P
C9 K9 C-MBA0 C-TMBA0 AE9 AD22
C-MCKB C-TMDQSU FRC_DDR3_DQSU/DDR2_DQS1 C3M/LLV4N RXC3-
VDDQ_4 CKE 10 AF9 AE22
D2 C-TMDQSUB RXC4+
VDDQ_5 C-MCKE FRC_DDR3_DQSUB/DDR2_DQSB1 C4P/LLV5P
E9 L2 R311 AF22
VDDQ_6 C4M/LLV5N RXC4-
CS C-MDQSL C-TMDQSL AE11
F1 K1 C-TMDML
VDDQ_7 ODT C-MODT 10 FRC_DDR3_DML/DDR2_DQ7
H2 J3 AF6
R312 C-TMDMU FRC_DDR3_DMU/DDR2_DQ11
VDDQ_8 RAS C-MRASB AD19
H9 K3 C-MDQSLB C-TMDQSLB RXDCK+
VDDQ_9 CAS C-MCASB 10 DCKP/TCON5
L3 VCC1.5V_U3_DDR AE6 AE19
WE C-MWEB R313 C-TMDQL0 FRC_DDR3_DQL0/DDR2_DQ6 DCKM/TCON4 RXDCK-
R333 AF11 AD21
J1 10K C-TMDQL1 RXD0+
NC_1 C-MDQSU C-TMDQSU FRC_DDR3_DQL1/DDR2_DQ0 D0P/LLV6P
J9 T2 10 AD6 AE21
NC_2 C-MRESETB C-TMDQL2 FRC_DDR3_DQL2/DDR2_DQ1 D0M/LLV6N RXD0-
RESET R314 AD12 AF21 <U3 CHIP Config>
L1 C-TMDQL3 RXD1+
NC_3 C-MDQSUB C-TMDQSUB FRC_DDR3_DQL3/DDR2_DQ2 D1P/LLV7P
L9 AE5 AD20
10 C-TMDQL4 FRC_DDR3_DQL4/DDR2_DQ4 D1M/LLV7N RXD1- (FRC_CONF0)
NC_4 AF12 AE20
T7 F3 R315 C-TMDQL5 RXD2+
NC_6 DQSL C-MDQSL FRC_DDR3_DQL5/DDR2_NC D2P/LLV8P HIGH : I2C ADR = B8
G3 C-MDMU C-TMDMU AF5 AF20
DQSL C-MDQSLB C-TMDQL6 FRC_DDR3_DQL6/DDR2_DQ3 D2M/LLV8N RXD2- LOW : I2C ADR = B4
10 AE12 AF19
C-TMDQL7 FRC_DDR3_DQL7/DDR2_DQ5 D3P/TCON3 RXD3+
A9 C7 AR306 AD18 (FRC_CONF1,FRC_PWM1, FRC_PWM0)
C-MDQSU D3M/TCON2 RXD3-
VSS_1 DQSU C-MDQL7 C-TMDQL7 AE10 AE18
B3 B7 C-TMDQU0 RXD4+ 3’d5 : boot from internal SRAM
VSS_2 DQSU C-MDQSUB FRC_DDR3_DQU0/DDR2_DQ8 D4P/TCON1
E1 C-MDQL3 C-TMDQL3 AF7 AF18 3’d6 : boot from EEPROM
VSS_3 C-TMDQU1 FRC_DDR3_DQU1/DDR2_DQ14 D4M/TCON0 RXD4-
G8 E7 C-MDQL1 C-TMDQL1 AD11 3’d7 : boot form SPI flash
VSS_4 DML C-MDML C-TMDQU2 FRC_DDR3_DQU2/DDR2_DQ13
J2 D3 C-MDML C-TMDML AD7
VSS_5 DMU C-MDMU C-TMDQU3 FRC_DDR3_DQU3/DDR2_DQ12
10 AD10 AB22
J8 C-TMDQU4 GVDD_ODD +3.3V_Normal
VSS_6 AR307 FRC_DDR3_DQU4/DDR2_DQ15 GPIO0/TCON15/HSYNC/VDD_ODD
M1 E3 AE7 AB23
VSS_7 DQL0 C-MDQL0 C-TMDQU5 FRC_DDR3_DQU5/DDR2_DQ9 GPIO1/TCON14/VSYNC/VDD_EVEN GVDD_EVEN
C-MDQL0 C-TMDQL0 AF10 AC23
M9 F7 C-TMDQU6 GCLK4
VSS_8 DQL1 C-MDQL1 C-MDQL2 C-TMDQL2 FRC_DDR3_DQU6/DDR2_DQ10 GPIO2/TCON7/LDE/GCLK4
P1 F2 AD8 AC22
C-TMDQU7 GCLK2
R322
FRC_DDR3_DQU7/DDR2_DQM1 GPIO3/TCON6/LCK/GCLK2
R321
R323
VSS_9 DQL2 C-MDQL2 C-MDQL6 C-TMDQL6
R320
P9 F8
OPT1K
OPT 1K
1K
VSS_10 DQL3 C-MDQL3 C-MDQL4 C-TMDQL4
1K
T1 H3
VSS_11 DQL4 C-MDQL4 10 AB16
T9 H8 UART_FRC_RX
VSS_12 DQL5 C-MDQL5 R316 FRC_GPIO0/UART_RX R336 0
G2 AA14 DPM_A
C-MDQL6 C-MDQL5 C-TMDQL5 FRC_GPIO1 FRC_CONF0 MINI_LVDS FRC_CONF0
DQL6 AC15
H7 10 R300 0
DQL7 C-MDQL7 FRC_GPIO3 FRC_CONF1
B1 AR308 OPT
VSSQ_1 Y16
B9 D7 C-MDQU2 C-TMDQU2 FRC_CONF1 FRC_PWM1
VSSQ_2 DQU0 C-MDQU0 FRC_GPIO8
D1 C3 AC16 UART_FRC_TX
C-MDQU6 C-TMDQU6 FRC_GPIO9/UART_TX
VSSQ_3 DQU1 C-MDQU1 AE8 AC14 FRC_PWM0
D8 C8 C-MDQU0 C-TMDQU0
VSSQ_4 DQU2 C-MDQU2 FRC_DDR3_NC/DDR2_DQM0 FRC_GPIO10
R325
R324
R318
OPT
R319
E2 C2 C-MDQU4 C-TMDQU4 R317 TP301
VSSQ_5 DQU3 C-MDQU3 820 0 R327 R334 22
E8 A7 10 Y11 AA16 FRC_SDA
FRC_REXT FRC_I2CM_DA R335
1K
OPT 1K
C-MDQU4 22
1K
VSSQ_6 DQU4
OPT1K
F9 A2 AR309 Y19 AA15 R328 FRC_SCL
VSSQ_7 DQU5 C-MDQU5 FRC_TESTPIN FRC_I2CM_CK OPT
G1 B8 C-MDQU7 C-TMDQU7 0
VSSQ_8 DQU6 C-MDQU6 Y10 TP302 R326 22 FRC
G9 A3 C-MDQU1 C-TMDQU1 I2C_SDA
VSSQ_9 DQU7 C-MDQU7 FRC_I2CS_DA R331 22
C-MDQU5 C-TMDQU5 AA11 FRC
FRC_I2CS_CK I2C_SCL
C-MDQU3 C-TMDQU3
10 AB15
FRC_PWM0 FRC_PWM0
AB14
FRC_PWM1 FRC_PWM1
V_SYNC
R332 0

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. DDR3(FRC) 3
15V-->3.6V
+12V/+15V
20V-->3.5V
+24V +12V/+15V +3.5V_ST +3.5V_ST -> 3.375V
FROM LIPS & POWER B/D PANEL_POWER 24V-->3.48V

12V-->3.58V
+3.5V_ST
L412
R488
ST_3.5V-->3.5V -> 3.375V 100K
PD_+3.5V
PD_+12V
R463
10K
OPT
R450
R446
R448
OPT
IC408
30K
12K
1K
1%
1%
1%
NCP803SN293
C438 C442
C436 0.1uF 10uF New item R402 POWER_DET
0.01uF 16V 16V VCC RESET 100
25V 3 2
OPT Q409
PD_+12V
+3.5V_ST
R447-*1
1/16W
PD_+3.5V
RT1P141C-T112 AO3407A 1
R447
5.1K
Q402 C474
5%
GND
27K
0.1uF
1%
PANEL_VCC
R439
33K
C443
R406 1 3
4.7K 4.7uF
NORMAL_EXPEPT_32 NORMAL_32 G
R401 C P403 16V
2 P404
RL_ON 10K FW20020-24S FM20020-24 +24V R404
B Q401 R431 C451 +24V PD_+12V
R440
5.6K
2SC3052 1uF
R482-*1
22K 100K
L407 25V
E PWR ON 1 24V IC409
R482
2 MLB-201209-0120P-N2
24K
1%
OPT
24K
POWER_+20V
1%
24V 24V OPT C POWER_+24V NCP803SN293 PD_+12V
3 4
R430
+3.5V_ST GND 5 6 GND 10K R480
L404 C418 C426 B Q407 R407 100
GND GND R405 VCC 3 2 RESET
MLB-201209-0120P-N2 7 8 0.1uF 68uF 2SC3052 C455 2.2K 2.2K
R403-*1
3.5V 3.5V 50V 35V 0.1uF
R403
4.3K
9 10 C 1
E
1%
R429 16V POWER_+24V
5.1K
3.5V 3.5V R435
11 12 47K GND
5%
C401 POWER_16_V_SYNC PANEL_CTL B Q406 22K POWER_+20V PD_+12V
C406 C408 GND GND
100uF 13 14 R477 2SC3052
0.1uF 0.1uF PANEL_DISCHARGE_RES
16V GND GND/V-sync 0 1:AK10
16V 16V 15 16 V_SYNC E PANEL_DISCHARGE_RES
+12V/+15V
12V
12V
12V
17
19
18
20
INV ON
A.DIM
P.DIM1 +3.3V_Normal
Power_DET
21 22
L402 GND/P.DIM2 Err OUT
MLB-201209-0120P-N2 23 24
+3.5V_ST
POWER_16_GND
R419
1K +3.5V_ST
S7M DDR 1.5V
0
C402
100uF
16V
C404
0.1uF
16V
C407
0.1uF
16V
25
POWER_18_INV_CTL
R415
100 R426
10K OPT 1074 mA
+3.3V_Normal +3.3V_Normal
R412
0.1uF
POWER_23_GND
POWER_23_SCAN_BLK2 SLIM_32~52 R425
C412
P401
OPT
16V
100 +12V/+15V
C
100pF
SMAW200-H24S2
IC405
POWER_24_GND
R418 R421
R476
C463
POWER_24_INV_CTL 1934 mA
50V
B 10K INV_CTL
6.8K AOZ1073AIL
0
R475
CIC21J501NE
R478
Vout=0.8*(1+R1/R2)
L416
OPT Q405 L424
L421
2SC3052 L420
0
E R427
0
3.6uH CIC21J501NE
10K PGND LX_2
POWER_18_A_DIM OPT +1.5V_DDR 1 8
0 Replaced Part
C484
R451 NR8040T3R6N
1uF
25V
OPT
POWER_22_A_DIM VIN LX_1
R460
R485 0 2 7
1%
R1
27K
SCAN_BLK2
R457
POWER_20_A_DIM A_DIM
POWER_20_PWM_DIM R453 0 IC407

10K 1% AGND
3 3A 6
EN POWER_ON/OFF2_2
R1
C469 C473 C485
4.7K
22uF 0.1uF 0.1uF
1%
R461
MP2212DN R456
<OS MODULE PIN MAP> POWER_24_PWM_DIM R484 PWM_DIM Close to IC C457 C459 10K 10V 16V 16V
R479 0 10uF 10uF FB COMP
R472 0 0 10K 25V 25V 4 5
OPT
PIN No LGD CMO(09) AUO SHARP L_DIM R471 0 FB EN/SYNC R464 9.1K
2200pF
C423
POWER_22_PWM_DIM 1 8 POWER_ON/OFF1 R454 100pF
OPT R449
C416 SCAN_BLK1/OPC_OUT 11K L423 C464 50V
OPT C419 R422 0
0.1uF 1/10W R2 3.6uH
18 INV_ON A-DIM INV_ON INV_ON 16V
1uF OPT GND SW_2
25V 5% 2 7
3A
R462
OPT
1%
NR8040T3R6N
10K
0 OPC_OUT IN SW_1 R2
20 VBR-A Err_out Err_out R470
NC SCLK +3.3V_Normal Placed on SMD-TOP 3 6 C472 C476
POWER_20_ERROR_OUT 22uF 0.1uF
10V
NC BS VCC
22 PWM_DIM PWM_DIM PWM_DIM
R486
4.7K
R437 100 C467
Vout=(1+R1/R2)*0.8
OPT
C461 4 5
C IN 22uF 0.1uF
POWER_24_ERROR_OUT ERROR_OUT 50V Placed on SMD-TOP
Err_out INV_ON PWM_DIM 10V
24 GND R420 100
R455 0
23 MOSIN R452
10 C465
1/10W 1uF
1% 10V
+5V_Normal
+12V/+15V MAX 1A +5V_Normal
IC406
AOZ1072AI
+2.5V/+1.8V L422
L417
PGND LX_2 3.6uH
1 8
+3.3V_Normal
NR8040T3R6N
IC402 VIN LX_1
+2.5V_Normal
R465
2 7
5%
AZ2940D-2.5TRE1
51K
VIN 1 Vd=550mV3 VOUT AGND
3
2A 6
EN POWER_ON/OFF2_2
C471 C477
300 mA R1
1.5K
22uF 0.1uF
1%
R466
C458 C460 R459
2 10K 10V 16V
10uF 10uF
R473
GND FB COMP
OLP C432 25V 25V 4 5
1
OPT
0.1uF 12K C427
16V 2200pF
R458 100pF
C466 50V
C403 C440
10uF 0.1uF
10V 16V
R467
1%
10K
R2
Vout=0.8*(1+R1/R2)
+1.5V_DDR
+1.5V_FRC_DDR
Q408
AO3438
FRC
4.7uF
R443
OPT
C445
FRC 10K
G
OPT C435
4.7uF
10V
S7M core 1.26V volt
R438
FRC
+3.5V_ST
0
POWER_ON/OFF2_1
2026 mA
100pF
R434
120K
OPT
C439
50V
+5V_USB L413
+12V/+15V
+5V_USB
Replaced Part
R1
Vout=0.8*(1+R1/R2) +1.5V_DDR_FRC
MAX 2000mA +1.26V_VDDC
IC401
MP8706EN-C247-LF-Z
L401
R442 R444
22K 1% 24K 1%
IN GND IC403
1 8 MP2212DN Close to IC
OPT
C414
R416
C482
1%
33K
SW_1 VCC 1uF 100pF OPT 10K

2 7 50V 50V C429 FB EN/SYNC R445
C405 100pF C420 C424 C428 1 8 POWER_ON/OFF2_1
R432
10uF
SW_2 3A FB
R410 R1 50V
22uF 0.1uF 0.1uF 75K L415
25V 10K 10V 16V 16V R2
3 6 1/8W GND SW_2 3.6uH
C410 1% 2 7
0.1uF
BST EN/SYNC POWER_ON/OFF2_1 3A NR8040T3R6N
R417
6.2K
1%
4 5 IN SW_1
R487 R411 Placed on SMD-TOP 3 6 C409 C411
C453 C456 C486
22 10K 330uF 22uF
22uF 0.1uF 0.1uF
R2 4V 10V
10V
BS VCC OPT OPT
4 5 C448
C430
C IN 22uF 0.1uF
L406 Placed on SMD-TOP
3.6uH 10V 50V
+5V_USB
NR8040T3R6N R441 0
R436
Vout=(1+R1/R2)*0.8 10
1/10W
C444
1uF
1% 10V

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. POWER 4
FLMD0
22pF
27pF
+3.5V_ST
WIRELESS_DETECT
WIRELESS_PWR_EN
10K
C1007
C1008
MICOM_RESET
+3.5V_ST
R1030
X1002
47K
32.768KHz
R1034
OPT
4.7M
R1086
47K
22
+3.5V_ST R1091 10K
R1043
R1046
P122/X2/EXCLK/OCD0B
for Debugger GND SW1001
JTP-1127WEM
2 1
22
+3.5V_ST
P120/INTP0/EXLVI
P1001
12505WS-12A00 C1003
P124/XT2/EXCLKS
0.1uF C1010
4 3
0.1uF
1
0.1uF
R1039
P121/X1/OCD0A
+3.5V_ST
2
MICOM_RESET
R1076 22
C1006
3
NEC_ISP_Tx
4
R1078 22
P123/XT1
5 NEC_ISP_Rx
6
R1047 20K
7 R1010 22 1/16W
FLMD0
RESET
OCD1A 1%
REGC
8
R1089
1/16W
VDD
VSS
P40
P41
R1081 22 EDID_WP
20K
9
OCD1B
1%
C
10
B Q1001
11 R1013 22 2SC3052
FLMD0
12
E
48
47
46
45
44
43
42
41
40
39
38
37
13
R1002 10K
R1018 22
P60/SCL0 1 36 P140/PCL/INTP6 R1048 22
NEC_SCL RL_ON
R1019 22
P61/SDA0 2 35 P00/TI000 R1049 22
NEC_SDA OPC_EN
OPT
+3.5V_ST +3.5V_ST
NEC_EEPROM_SCL
P62/EXSCL0 3 34 P01/TI010/TO00 R1050 10K
R1006 10K
NEC_ISP_Tx
P63 4 33 P130 R1090 22
R1072 10K
NEC_ISP_Rx
OPT
R1084
NEC_EEPROM_SDA
R1020 0 P33/TI51/TO51/INTP4 5
IC1002 32 P20/ANI0 R1055 10K
WIRELESS_SW_CTRL
10K CEC_REMOTE_NEC SCART1_MUTE

R1073 10K
OCD1A R1065 22 P75 6 UPD78F0513AGA-GAM-AX 31 ANI1/P21 R1056 22
POWER_ON/OFF2_1 MODEL1_OPT_3
R1005 10K R1067 22 P74 7 30 ANI2/P22 R1057 22

OCD1B AMP_MUTE MODEL1_OPT_2
R1066 22 P73/KR3 NEC_MICOM ANI3/P23
MODEL1_OPT_0 8 29 R1051 22
POWER_ON/OFF1
R1023 22 P72/KR2 9 28 ANI4/P24 R1054 22 19~22_LAMP
SOC_RESET OLP
R1064 22 P71/KR1 10 27 ANI5/P25 R1052 10K
INV_CTL SIDE_HP_MUTE
EEPROM for Micom R1063 22 P70/KR0 11 26 ANI6/P26
+3.5V_ST MODEL1_OPT_1 KEY2
R1059 22 P32/INTP3/OCD1B 12 25 ANI7/P27
OCD1B KEY1
IC1001 NON_M_REMOTE
13
14
15
16
17
18
19
20
21
22
23
24
M24C16-WMN6T R1060 22
RF_RESET
M_REMOTE
1 8
1 8
P31/INTP2/OCD1A
P30/INTP1
P17/TI50/TO50
P16/TOH1/INTP5
P15/TOH0
P14/RXD6
P13/TXD6
P12/SO10
P11/SL10/RXD0
P10/SCK10/TXD0
AVREF
AVSS
R1014 4.7K
R1015 4.7K
R1001
47K
C1002
0.1uF
2 7
2 7
TP1001
+3.5V_ST
TP1002
3 6 R1080
3 6 NEC_EEPROM_SCL
22
TP1003
4 5 R1008
4 5 NEC_EEPROM_SDA
22
C1009 1uF
22
22
+3.5V_ST
22 NON_M_REMOTE
R1041
R1037
R1044 10K
22 M_REMOTE
+3.5V_ST OPT
MICOM MODEL OPTION
PWM_BUZZ/GPIO_LED
R1045 10K
OPT
10K
10K
10K
10K
TOUCH_KEY
22
22
22
B/L_LED
MODEL OPTION
PDP/3D
R1079
R1075
R1009
R1071
R1061
R1062
R1069
R1068
R1036
PIN NAME PIN NO. HIGH LOW
R1007 100 MODEL_OPT_0 B/L_LAMP

AMP_RESET_N MODEL1_OPT_0 8 B/L_LED R1083 10K
R1070 100
PANEL_CTL MODEL1_OPT_1 OPT
MODEL_OPT_1 11 PWM_BUZZ/GPIO_LED PWM_LED
R1003 0 MODEL1_OPT_2
CEC_ON/OFF MODEL1_OPT_3
MODEL_OPT_2 30 TOUCH_KEY TACT_KEY
LED_R/BUZZ
LED_B/LG_LOGO
10K
10K
10K
10K
RF_ENABLE
POWER_DET
IR
NEC_ISP_Rx
NEC_ISP_Tx
POWER_ON/OFF2_2
NEC_RXD
NEC_TXD
OCD1A
LCD/OLED
TACT_KEY
B/L_LAMP
PWM_LED
MODEL_OPT_3 31 PDP/3D LCD/OLED

R1074
R1011
R1004
R1012

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. MICOM 5
CONTROL
IR & LED
+3.5V_ST
EYEQ/TOUCH_KEY
R2411
100
NEC_EEPROM_SCL P2401
R2404 R2405 12507WR-12L
10K 10K C2408 5.6B
1% 1% 1000pF D2403
50V
L2401 OPT
R2401 BLM18PG121SN1D 1
100
KEY1 EYEQ/TOUCH_KEY
L2402 100
R2402 D2402 NEC_EEPROM_SDA 2
100 BLM18PG121SN1D
5.6V R2412 5.6B
KEY2 C2409 D2404
AMOTECH
C2401 C2402 1000pF
50V 3
0.1uF 0.1uF
D2401 OPT
5.6V
AMOTECH JP2407
4
+3.5V_ST
+3.5V_ST JP2408
5
L2403
BLM18PG121SN1D
+3.5V_ST 6
R2425
47K
R2428
22 +3.5V_ST R2413 1.5K
IR R2429 C2403 C2404 7
0.1uF 1000pF LED_B/LG_LOGO
47K 16V 50V OPT
R2430 C2410
Q2406 C 10K 0.1uF JP2409
B R2426 16V 8
2SC3052
E 3.3K
R2431 OPT R2410
C 47K 100 JP2410
B 9
Q2405 E
2SC3052 C2407
100pF D2405
+3.5V_ST +3.3V_Normal 50V 5.6B 10
COMMERCIAL L2404
BLM18PG121SN1D
JP2411
R2427 +3.5V_ST 11
0 R2406
47K
OPT R2403 Commercial_EU R2414
22 LED_R/BUZZ 12
IR_OUT R2408 C2406
C2405 1.5K
Commercial 47K 1000pF OPT
0.1uF
R2407 Commercial 16V 50V R2416 13
Q2401 C 10K 10K
2SC3052 B
Commercial_EU E R2409
Commercial_EU C 47K
B
Q2402 E Commercial
2SC3052
Commercial
R2422
0
Commercial_US
Zener Diode is
+3.5V_ST
close to wafer
WIRELESS
+3.5V_ST
R2420
47K
R2417 WIRELESS
22
IR_PASS R2419
WIRELESS 47K
R2418 WIRELESS
Q2404 C 10K
2SC3052 B
WIRELESS E WIRELESS R2421
C 47K
B
Q2403 E WIRELESS
2SC3052
WIRELESS

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. IR & LED 6
[LEVEL Shift Block] [POWER Block] D607
MMSD4148T1G VDD_LCM
EN2 (+16V)
100V
VCC_LCM CHECK Value!!
(+3.3V)
TCON_42_FHD_60_LAMP
R635 R640 C628 C635
910K 470K OPT
1% 1% OPT
R625 0.1uF C642 C653 R650
TCON_42_FHD_60_LAMP
100 50V 1uF 22uF
GIP 50V 25V 9.1K
C636
TCON_42_FHD_60_LAMP C638 1/8W
R642-*1 C629 C640
R636 R641 OPT 1uF 50V 47uF 1uF
C600 R600 47K 56K 25V
OPT 3K 33K 1% 1% OPT 50V
FLK
OPT GIP DISCHG NON_GIP TCON_42_FHD_60_LAMP
VDD_LCM C626-*1 L602

(+16V) C625 D605 MBRA340T3G 40V 22UH
470pF
50V
NON_GIP 27pF 50V D608 MBRA340T3G 40V 2.8A
NON_GIP C654
R632 22uF
EP[VGOFF]
10K R688
33K C626 R642 25V
GIP NON_GIP R647 2.2 C645 C645-*1
VSENSE
YDCHG
1000pF 10K
FLK1
FLK2
FLK3
50V 1000pF
GND
GIP 50V 560pF
RE
OPT R689-*1 R689 VGH GIP 50V
PGOOD
D606 0 2.7K GIP NON_GIP
AGND
CRST
COMP
PGND
VGH MMSD4148T1G NON_GIP (+25V)
FB1
SW0
SW1
LX1
LX1
GIP
28
27
26
25
24
23
22
(+25V) EN2 VGH_M
GVDD_ODD_I A9 1 21 Y9 100V R692 0 PANEL_VCC
VDD_ODD (+25V) C643
THERMAL NON_GIP (+12V)
40
39
38
37
36
35
34
33
32
31
A8 Y8 4.7uF/50V(3216) D602 0.1uF
GVDD_EVEN_I 2 29 20 VDD_EVEN R627 KDS226 THR PGND
R693 0 1 30 50V
NCP18WB473F10RB
A7 Y7 C C621 NON_GIP DRVP EN2
GSP/GVST_I 3 19 VST C615 0 2 29 EN2
1uF C617 AC R656
47k-ohm
IC602 1uF A 0.47uF GND2 3 28 VL
A6 4 18 Y6 R668 R619 R620 50V 50V 25V 360
GCLK6_I
TH700
MAX17119DS CLK6 C633 56K R690 0 GIP SRC 4 27 DEL2
GIP
A5 GIP Y5 18K 18K 1%
50V TCON_42_FHD_LAMP GON EN1
GCLK5_I 5 17 CLK5 R691 0 GIP 5 IC603 26
4.7uF R694 R695 DRN FSEL PANEL_VCC
A4 Y4 6 MAX17113ETL+ 25
6 16 510 NON_GIP 510 NON_GIP MODE R634 (+12V)
GCLK4_I CLK4 VDD_LCM 7 MINI_LVDS 24 VIN
R629 R631 C676 68pF NON_GIP
GSC/GCLK3_I A3 7 15 Y3 10 10 (+16V) DLP 8 23 IN2 0
CLK3 R621 GIP GIP C677 0.047uF NON_GIP
220K FBP 9 22 IN2
10
11
12
13
14 1% VGH_FB
8
GPGND 10 21 OUT C606

TCON_42_FHD_LAMP R648 C651
1uF C657 C663
A2
A1
GON1
GOFF
GON2
Y1
Y2
C644
11
12
13
14
15
16
17
18
19
20
VGH_FB 50V 1K 1uF 22uF 22uF
0.1uF 10V
50V 25V 25V
CTL
DRVN
AGND
FBN
REF
DEL1
FB2
BST
LX2
LX2
R622 R694-*1
11K R629-*1 R631-*1 R649
CLK2 1% 200 200 0 OPT
GCLK2_I TCON_42_FHD_LAMP NON_GIP NON_GIP GIP R686 R687 OPT
CLK1 R695-*1 0 0
GOE/GCLK1_I
GIP NON_GIP
0
GIP VCC_LCM
(+3.3V)
L601
VGH 22UH
FLK
C637
REF
VGL_FB
C612
(+25V)
0.22uF R623 R624 0.1uF 2.8A
50V 22 22 C622 VCC_LCM 50V
GIP GIP GIP C611 1uF C634 C646
1uF R626 10V (+3.3V) D604 C641 C648 C655 R651
10 C618 0.1uF MBRA340T3G 150pF 22uF 0.1uF OPT
50V 1uF R603 R630 R633 50V 40V 50V 5.1K
GIP GIP OPT 10 10 REF 50V 10V OPT
50V OPT GIP GIP GIP
GIP R644 C630
VGL VGH 3.6K 10uF R637 OPT
(-5V) (+25V) 16V C627 R639 R638
51K 1% 1uF 0 0
VGL TCON_42_FHD_60_LAMP 50V C634-*1
(-5V) VGL_FB D603 2200pF
KDS226 50V
R643 NON_GIP
C C632 R612
270K1% DPM_A EN2
TCON_42_FHD_60_LAMP A AC 1uF 10
50V
Change 100ohm -> 10ohm R613
1K
[P-GAMMA Block]
Slave Address : 0xE8h
AMP_SCL
(AO Pin - GND)

GMA16
GMA15
VDD_LCM
(+16V)
[HVDD Block] VCC_LCM
(+3.3V)
1uF/50V(2012) R618
R670
33
10
1/8W R628
EP[GND]
AVDD_2
C604 3.3K
1uF
GMA8
GMA7
NC_2
50V GIP R659 R667

SCL
R604 0 0
RXA3- FLK RXD3- GSP/GVST_I GCLK2 GCLK2_I
10 NON_GIP GIP
20
19
18
17
16
VCC_LCM
(+3.3V) R669 SDA GMA6 C667 C670
AMP_SDA 1 15 GMA13 HVDD C605 15pF
15pF 15pF
33 THERMAL 6.8uH/1.8A 50V 50V
A0 2 21 14 GMA5 50V R685
GMA12 (6x6x2mm) NON_GIP NON_GIP OPT
0
DVDD IC601 GMA4 L600 RXD3+
3 13 GMA7 6.8uH NON_GIP
C601 MAX9668ETP+ MINI_LVDS R663
AGND_AMP 4 12 GMA3 GSP_R
0.1uF MINI_LVDS GMA6 0
50V VCC_LCM For GOE Masking GCLK4 GCLK4_I
VCOM 5 11 GMA2 VGH GIP
VCOM GMA4 (+3.3V) C673
PANEL_VCC (+25V) 15pF
10
6
(+12V) 50V
OPT
VCOM_FB
AVDD_AMP
AVDD_1
NC_1
GMA1
R696 R698 R673

0 1M R614 0 VGI_P 3.3K
GIP NON_GIP GIP NON_GIP
R665 R664
PGND_2
R1 0 0
SW_2
SW_1
R609 C652 C659 C661 R658 R657 RXDCK+ GOE/GCLK1_I RXA4- GCLK5_I
VCOM_FB0 GMA3 10uF/25V(3216) 510K 22pF 22uF 10uF 6.2K 6.2K VGL GIP
PG
C674
1%
1K
1K
50V 16V 16V OPT OPT (-5V) R671 C675

NON_GIP
NON_GIP
15pF
VDD_LCM C610 C619 TCON_42_FHD_60_LAMP 4.7K 15pF
GIP 50V
16
15
14
13
(+16V) 10uF 10uF 50V OPT

PGND_1 1 12 GND_2 NON_GIP
R601
R602
C602 C603 VIN_1 GND_1 R615 0 VGI_N

0.1uF 0.1uF R672 2 11
0 EN2 IC600 GIP
50V 50V VIN_2 FB R662 R666
3 TPS62110RSAR 10 0 0
MINI_LVDS RXDCK- GSC/GCLK3_I RXA4+ GCLK6_I
R605 MINI_LVDS VGL
EN 4 9 AGND R2 C672 C671
(-5V) GIP
47K R617 15pF 15pF
R610 R611
5
OPT C639 150K 200K 50V 50V

VCOMRFB
VCOMLFB
R616 1% 1%
10K 2.2uF 0 NON_GIP OPT
SYNC
LBO
LBI
VINA
OPT 16V TCON_42_FHD_60_LAMP TCON_42_FHD_60_LAMP

R645
DISCHG VGL_I
Vo = 1.153*(1+R1/R2) 0
R653 VCC_LCM
For P-Gamma Data Download OPT 0 (+3.3V)
R608 GVDD_ODD GVDD_ODD_I
P700 10 GIP
12505WS-03A00 PANEL_VCC
C669
VCOM_FB0
R5266
15pF
OPT
3.3K
C649
1uF 50V
50V
R606 R660 OPT
1 AMP_SCL 20K RXD4- POL H_CONV
R5267
0
MINI_LVDS
R646
C665 0
2
0
R652-*1 AMP_SDA 15pF GVDD_EVEN GVDD_EVEN_I
50V GIP
1K R607
R652 NON_GIP 7.5K C668
3 15pF
0
GIP 50V
4 R661 OPT
R654 RXD4+ SOE
VCOMR 0
0
R655 C666
VCOM VCOML 15pF
0 50V

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. T-CON 7
HDMI EEPROM
5V_HDMI_1 +5V_Normal
A2
A1
ENKMC2838-T112
D821
C
HDMI_1
5V_HDMI_1 5V_DET_HDMI_1 HDMI_3 HDMI_1
IC801
EDID_WP
5V_HDMI_3 5V_DET_HDMI_3 AT24C02BN-10SU-1.8
R874
10K
C C
SHIELD A0 VCC
SHIELD R864 1 8
Q802 B R830 Q804 B
R896 HPD1 R894 2SC3052 HPD3
20
2SC3052 20 10K $0.055
10K A1 WP
1K 1K C806 R884 R888
$0.253 E $0.253 E 2 7
C802 C804 0.1uF 4.7K 4.7K
19 19
R804 0.1uF R838 0.1uF
A2 SCL JP809
3.3K
16V 16V
3.3K
18 18 3 6
1.8K 1.8K DDC_SCL_1
R836
R876 22
R802
JP803 JP807
17 17 R859 22
R825 22 GND SDA
DDC_SDA_1 DDC_SDA_3 4 5
16 16 DDC_SDA_1
R851 R875 22
R826 22 22
DDC_SCL_1 DDC_SCL_3
15 15
JP804 JP808
14 14
R824 100 R860 100 5V_HDMI_2 +5V_Normal
HDMI_CEC HDMI_CEC
EAG59023302
13 13
EAG59023302
R847 0 R852 0
CK-_HDMI1 CK-_HDMI3
A2
A1
12
HDMI_3
12
HDMI_1
ENKMC2838-T112
11 11 D822
CK+ R846 CK+ R816 0
10 0 CK+_HDMI1 10 CK+_HDMI3
C
D0- R845 D0- R821 0 HDMI_2
9 0 D0-_HDMI1 9 D0-_HDMI3 IC802
D0_GND D0_GND AT24C02BN-10SU-1.8 EDID_WP
8 8
10K
R873
D0+ R844 D0+ R814 0
7 0 D0+_HDMI1 7 D0+_HDMI3
A0 VCC
D1- R843 D1- R819 0 1 8
6 0 D1-_HDMI1 6 D1-_HDMI3
D1_GND D1_GND C807 R885 R889
5 5 A1 $0.055 WP
2 7
D1+ R842 D1+ R818 0 0.1uF 4.7K 4.7K
D2- R850 D2- R820 0 A2 SCL JP810
3 0 D2-_HDMI1 3 D2-_HDMI3 3 6 DDC_SCL_2
D2_GND D2_GND R878 22
2 2
GND SDA
D2+ R848 D2+ R812 0 4 5 DDC_SDA_2
R877 22
D802
D812
JK802 JK804
5V_HDMI_3 +5V_Normal
A2
A1
ENKMC2838-T112
D823
C
HDMI_3
IC803
AT24C02BN-10SU-1.8
EDID_WP
10K
R872
A0 VCC
1 8
$0.055
A1 WP C808 R886 R890
2 7
0.1uF 4.7K 4.7K
A2 SCL JP811
3 6 DDC_SCL_3
R879 22
GND SDA
4 5 DDC_SDA_3
R880 22
HDMI_2 SIDE_HDMI 5V_HDMI_4 +5V_Normal

5V_HDMI_2 5V_DET_HDMI_2
5V_HDMI_4 5V_DET_HDMI_4
A2
A1
C C ENKMC2838-T112
SHIELD R828 JACK_GND D824
10K R862
Q801 B Q803 B
C
R895 HPD2 HPD4 HDMI_SIDE
2SC3052 R897 2SC3052
20 20 10K IC804
1K
$0.253 E $0.253 1K E AT24C02BN-10SU-1.8
EDID_WP
C801 C803
19 19
10K
0.1uF R837 0.1uF
R871
R803
16V 16V
18 1.8K 18 A0 VCC
R835
3.3K
R801
3.3K
JP802 1.8K JP805 1 8

17 R805 22 17 $0.055
R839 22
DDC_SDA_2 DDC_SDA_4 A1 WP
16 22 16 2 7 C809 R887 R891
R806 R840 22
DDC_SCL_2 DDC_SCL_4 0.1uF 4.7K 4.7K
15 15 JP806 JP812
A2 SCL
JP801 3 6 DDC_SCL_4
14 R815 100 14
R841 100 R881 22
HDMI_CEC
HDMI_CEC
13 13 GND SDA
EAG59023302
EAG42463001
R831 0 R810 0 4 5 DDC_SDA_4

CK-_HDMI2
12 12 CK-_HDMI4 R882 22
HDMI_2
HDMI_SIDE
11 11
CK+ R834 0 CK+ R807 0
10 CK+_HDMI2 10
CK+_HDMI4
D0- R822 0 D0- R817 0
9 D0-_HDMI2 9 D0-_HDMI4
D0_GND D0_GND
8 8
D0+ R832 0 D0+ R809 0
7 D0+_HDMI2 7 D0+_HDMI4 +3.3V_Normal
D1- R827 0 D1- R813 0
6 D1-_HDMI2 6 D1-_HDMI4
68K
D1_GND D1_GND
5 5
R854
4
D1+ R829 0 D1+_HDMI2 4
D1+ R811 0
D1+_HDMI4
For CEC
D804
R855
D2- R823 0 D2- R849 0
3 D2-_HDMI2 3 0 R856
D2-_HDMI4 R857
10K 68K
D2_GND D2_GND OPT
2 2 OPT
D2+ R833 0 D2+ R808 0 R858
1 D2+_HDMI2 1 D2+_HDMI4 0
S
B
D
CEC_REMOTE_S7
D801
D811
AVRL161A1R1NT
JK801
JK803 Q806
G
BSS83
D803
OPT
C805
0.1uF
16V
GND GND
CEC_ON/OFF
68K
+3.5V_ST
R892
D825
R883
0 R893
R853
10K 68K
OPT
HDMI_CEC
S
B
D
CEC_REMOTE_NEC
AVRL161A1R1NT
Q805
G
BSS83
D826
OPT
C810
0.1uF
16V
THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES GND GND
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. HDMI 8
COMMON AREA
New Item Development
EARPHONE BLOCK
HP_LOUT EXCEPT_CHINA_HOTEL_OPT
C1118
2:X19 10uF
16V C1115
1000pF
50V R1125 C
OPT 1K E
JK3301
Q1101 B +3.3V_Normal KJA-PH-0-0177
MMBT3904-(F)
MMBT3904-(F)
B Q1104
GND 5
R1130
E C
10K
L 4 +3.5V_ST
ISA1530AC1
R1155
1K DETECT 3
Q1105
HP_ROUT HP_DET
EXCEPT_CHINA_HOTEL_OPT
R 1
C1119
E
2:X19 10uF
16V
C1116
1000pF C E
B
50V Q1102 B
OPT R1128 MMBT3904-(F) C
1K MMBT3904-(F) SPK_R+_HOTEL R1129
B Q1103
3.3K B
E 2:X19 SIDE_HP_MUTE
C Q1106
2SC3052
E
SPK_R-_HOTEL
2:X19
PC AUDIO
+3.3V_Normal
RGB PC D1115
+5V_Normal
JK1102
SPDIF OPTIC JACK ENKMC2838-T112
A1
PEJ027-01 5.15 Mstar Circuit Application C
A2
3 E_SPRING OPT IC1104
R1152 NL17SZ00DFT2G
T_TERMINAL1 4.7K
6A
A OPT VCC GND
1 5
1
B_TERMINAL1 SPDIF_OUT
Fiber Optic
JST1223-001
7A C1117 R1140
PC_R_IN 2:S16
IC1105 R1139 C1129
4.7K R1142
JK1103
R1107 R1112 0.1uF AT24C02BN-10SU-1.8 4.7K 0.1uF
D1101 2:X18 B VCC 10K 16V
4 R_SPRING C1107 15K 0 2 16V
2
AMOTECH 100pF R1102
5.6V 50V 470K R1110 OPT A0
1 8
VCC
OPT 10K R1126

5 T_SPRING GND Y 22 A1 WP
3 4 VINPUT 2 7
3
EDID_WP
R1108 OPT C1131
4
A2 SCL
7B B_TERMINAL2 15K C1121 3 6
0.1uF RGB_DDC_SCL
PC_L_IN 2:S16 100pF
FIX_POLE
R1113 16V GND
4 5
SDA
T_TERMINAL2 D1102 C1108 R1103 0 50V RGB_DDC_SDA

6B
AMOTECH 100pF 470K
5.6V 50V R1111 C1127 C1128 R1141
OPT 10K 18pF 18pF 22 R1143
50V 50V 22
R1127
0
DSUB_VSYNC R1150
0
DSUB_HSYNC R1148
C1122 0 C1126 D1113 D1116
D1109 68pF D1114
68pF 30V 50V 5.6V
50V 5.6V OPT
OPT 30V OPT
OPT
DSUB_B+
OPT
R1133 C1123 D1110
75 OPT 30V
DSUB_B-
0
R1134
DSUB_G+
R1135 OPT D1111

75 C1124 30V
OPT
DSUB_G- +3.3V_Normal
0
R1136
R1146
10K
DSUB_DET
R1147
1K
DSUB_R+
OPT
C1125 D1112 D1117
R1137 30V
OPT 5.6V
75
DSUB_R-
0
R1138
GREEN_GND
DDC_CLOCK
DDC_DATA
BLUE_GND
SYNC_GND
RED_GND
DDC_GND
H_SYNC
V_SYNC
GND_2
GREEN
GND_1
BLUE
RED
NC
SPG09-DB-010
SHILED
11
12
13
14
15
JK1104
16
10
6
9
1
5
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. COMMON AREA 9
RS232C
10
5
9
OPT
IR_OUT 4
R1122
0
R1123 8
100 JP1121
3
7
R1124
+3.5V_ST 100 JP1122
D1107 D1108 6
CDS3C30GTH CDS3C30GTH
30V 30V 1
C1101 0.33uF SPG09-DB-009

IC1101 JK1101
C1106
MAX3232CDR 0.1uF
C1+ VCC
1 16
C1102
0.1uF V+ GND
2 15
+3.5V_ST
C1103
0.1uF C1- DOUT1
3 14
R1109 R1114
C2+ RIN1 4.7K 4.7K
4 13 OPT OPT
C1104
0.1uF C2- ROUT1
5 12 R1157 0
S7_RXD1
V- DIN1 R1156 0
6 11 NEC_RXD
C1105
0.1uF DOUT2 DIN2
7 10
R1154 0
S7_TXD1
RIN2 ROUT2
8 9 R1153 0
NEC_TXD
EAN41348201

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. RS232C 9PIN 10
(New Item Developmen H:9.2mm)
SIDE_AV_OPT
SIDE_AV L3303
BLM18PG121SN1D
SIDEAV_CVBS_IN
SIDE_AV_OPT
SIDE_AV_OPT R3301 +3.3V_Normal C3304
5A D3301 75 100pF
[YL]E-LUG
30V OPT
SIDE_AV_OPT
10K SIDE_AV_OPT
4A [YL]O-SPRING R3305
R3302 1K
SIDEAV_DET
3A [YL]CONTACT C3301
SIDE_AV_OPT 100pF
D3302 SIDE_AV_OPT
4B [WH]O-SPRING 5.6V
3C [RD]CONTACT SIDE_AV_OPT SIDE_AV_OPT

L3301
BLM18PG121SN1D R3306
4C [RD]O-SPRING SIDEAV_L_IN
SIDE_AV_OPT
SIDE_AV_OPT R3303 SIDE_AV_OPT 10K SIDE_AV_OPT
5C [RD]E-LUG D3303 C3302 R3308
5.6V 470K
SIDE_AV_OPT 100pF 12K
PPJ235-01 50V
L3302 SIDE_AV_OPT
JK3302 BLM18PG121SN1D R3307
SIDE_AV_OPT SIDEAV_R_IN
SIDE_AV_OPT SIDE_AV_OPT 10K SIDE_AV_OPT
D3304 SIDE_AV_OPT C3303 R3309
5.6V R3304 100pF 12K
470K
50V

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. SIDE AV 11
WIRELESS READY MODEL
JK2601
KJA-PH-3-0168
Wireless power VCC[24V/20V/17V]_1

From wireless_I2C to micom I2C
1
OPT
VCC[24V/20V/17V]_2 +3.3V_Normal
2 R2602
10K
VCC[24V/20V/17V]_3 WIRELESS_PWR_EN
3
10K
R2614
VCC[24V/20V/17V]_4
4 OPT
VCC[24V/20V/17V]_5
B
+24V 5
VCC[24V/20V/17V]_6 OPT
6
DETECT
E
+3.3V_Normal
7
Q2603
ISA1530AC1
C2601 R2604
22K C2602 INTERRUPT
0.1uF 8
2.2uF TP2601
50V GND_1
S R2612
9
10K
G RESET
10
R2605 TP2602
Q2602 R2617 1K GND_2
27K WIRELESS
G
AO3407A D WIRELESS_DETECT 11
R2607 OPT
WIRELESS 0 I2C_SCL
R2603 C WIRELESS_SCL 12
10K AMP_SDA WIRELESS_SDA
S
WIRELESS_PWR_EN 1/4W I2C_SDA
B WIRELESS_SDA 13 Q2604
3216
Q2601 GND_3 FDV301N
WIRELESS
WIRELESS C2603 14
E 0.01uF UART_RX
G
50V WIRELESS_RX 15 OPT
UART_TX
WIRELESS_TX 16
AMP_SCL WIRELESS_SCL
S
GND_4
17 Q2605
IR FDV301N
IR_PASS 18
GND_5
19
WIRELESS
GND_6
20 R2611 0
21 R2613 0
SHIELD WIRELESS
+3.5V_ST +3.3V_Normal
OPT
0 OPT R2608
R2618 R2606
0 0
WIRELESS IC2601
R2601 0 MC14053BDR2G
WIRELESS_DL_RX
Y1 VDD
1 16
WIRELESS_TX
OPT
C2604
OPT
RS232C & Wireless
Y0 Y S7_TXD1 0.1uF
S7_TXD 2 15
Z1 X S7_RXD1
3 14
R2615 0
WIRELESS_DL_TX WIRELESS_SW_CTRL SELECT PIN STATUS
Z X1 WIRELESS
4 13
WIRELESS_RX
R2619 HIGH X1/Y1/Z1 WIRELESS Dongle connect --> WIRELESS RS232
0 +3.5V_ST
Z0 X0
5 12
S7_RXD
LOW X0/Y0/Z0 WIRELESS Dongle Dis_con --> S7 RS232
4.7K
INH A
OPT
R2609
6 11
R2620 0 VEE B
7 10
WIRELESS
47K
VSS C
OPT
WIRELESS_SW_CTRL
R2610
8 9
Ver. 1.2 --> 1.3: wireless opt change, 090818, hongsu

Wireless ready 12
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC.
USB_DIODES
IC1450
AP2191SG-13
NC GND
8 1 +5V_USB
L1451
MLB-201209-0120P-N2 OUT_2 $0.077 IN_1
7 2
120-ohm
OUT_1 IN_2 C1452
C1453
6 3 10uF
C1451 10V 0.1uF
22uF +3.3V_Normal
FLG EN
10V 5 4
R1455
SIGN6409
4.7K
OPT
R1456 0
USB1_CTL
R1454
10K
R1451 47
KJA-UB-4-0004 USB1_OCD
JK1450
1
USB DOWN STREAM
R1453 0
2
SIDE_USB_DM
R1452 0
3
SIDE_USB_DP
4
D1451 D1452
CDS3C05HDMI1 CDS3C05HDMI1
5
5.6V 5.6V
OPT
OPT
TP1451 /RST_HUB

FILRE AND ELECTRICAL SHOCK HAZARDS, WHEN SERVICING IF IS
32_FHD 37_FHD 42_FHD (Without 60Hz Lamp)
VGH VGL VGH VGL VGH VGL
R620-*1 R621-*1 R637-*1 R620-*2 R621-*2 R637-*2 R620-*3 R621-*3 R637-*3

22K 220K 51K 47K 220K 150K 56K 220K 51K
1% 1% 1% 1% 1% 1% 1% 1% 1%
TCON_32_FHD TCON_32_FHD TCON_32_FHD TCON_37_FHD TCON_37_FHD TCON_37_FHD TCON_42_FHD TCON_42_FHD TCON_42_FHD
R622-*1 R643-*1 R622-*2 R643-*2 R622-*3 R643-*3

270K 12K 20K 270K
11K 1% 11K 1%
1% 1% 1% 1%
TCON_32_FHD TCON_37_FHD TCON_37_FHD TCON_42_FHD
TCON_32_FHD TCON_42_FHD
VDD HVDD VDD HVDD VDD HVDD

R635-*1 R640 OPEN R609-*1 R640 OPEN
150K 510K R635-*2 R640-*2 R609-*2 R635-*3 R609-*3
910K 470K 470K 150K 510K
1% 1% 1% 1%
1% 1% 1%
TCON_32_FHD TCON_32_FHD TCON_37_FHD TCON_42_FHD TCON_42_FHD
TCON_37_FHD TCON_37_FHD
R611 OPEN
R636-*1 R641-*1 R610-*1 R611-*1 R636-*2 R641-*2 R610-*2 R636-*3 R641-*3 R610-*3 R611-*3
27K 24K 150K 200K 56K 56K 91K 75K 15K 150K 200K
1% 1% 1% 1% 1% 1% 1% 1% 1% 1% 1%
TCON_32_FHD TCON_32_FHD TCON_32_FHD TCON_32_FHD TCON_37_FHD TCON_37_FHD TCON_37_FHD TCON_42_FHD TCON_42_FHD TCON_42_FHD TCON_42_FHD
47_FHD_60_LAMP 47_FHD (Without 60Hz Lamp) 55_FHD

VGH VGL VGH VGL VGH VGL
R620-*4 R621-*4 R637-*4 R620-*5 R621-*5 R637-*5 R620-*6 R621-*6 R637-*6

30K 220K 51K 51K 220K 51K 510K 68K 27K
1% 1% 1% 1% 1% 1% 1% 1% 1%
TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD TCON_47_FHD TCON_47_FHD TCON_55_FHD TCON_55_FHD TCON_55_FHD
R622-*4 R643-*4 R622-*9 R643-*5 R622-*6 R643-*6

270K 11K 270K 27K 150K
11K 1% 1%
1% 1% 1% 1%
TCON_47_FHD_60_LAMP TCON_47_FHD TCON_47_FHD TCON_55_FHD TCON_55_FHD
TCON_32_FHD_60_LAMP
VDD HVDD VDD HVDD VDD HVDD
R640 OPEN R635-*5 R640 OPEN R609-*5 R640 OPEN

R635-*4 R609-*4 180K 510K R635-*6 R609-*6
180K 510K 150K 180K
1% 1% 1% 1% 1% 1%
TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD TCON_47_FHD TCON_55_FHD TCON_55_FHD
R636-*4 R641-*4 R610-*4 R611-*4 R636-*5 R641-*5 R610-*5 R611-*5 R636-*6 R641-*6 R610-*6 R611-*6
68K 20K 150K 220K 75K 20K 150K 220K 75K 15K 68K 56K
1% 1% 1% 1% 1% 1% 1% 1% 1% 1% 1% 1%
TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD_60_LAMP TCON_47_FHD TCON_47_FHD TCON_47_FHD TCON_47_FHD TCON_55_FHD TCON_55_FHD TCON_55_FHD TCON_55_FHD

ESSENTIAL THAT ONLY MANUFATURES SPECFIED PARTS BE USED FOR 71
T-CON Power Table
VCC_1.5V_DDR VCC_1.5V_DDR VCC_1.5V_DDR
VCC_1.5V_DDR
VCC_1.5V_DDR
R1201
DDR3 1.5V By CAP - Place these Caps near Memory VCC_1.5V_DDR
R1204
R1227
DDR3 1.5V By CAP - Place these Caps near Memory
1K 1%
R1224
1K 1%
1K 1%
1K 1%
A-MVREFDQ A-MVREFCA B-MVREFDQ
0.1uF
1000pF B-MVREFCA
0.1uF
0.1uF
1000pF
1000pF
1%
0.1uF
1000pF
1%
1%
R1202
1%
R1205
R1228
C1205
C1216
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
R1225
C1206
C1207
C1208
C1210
C1211
C1212
C1213
C1214
C1215
C1217
C1218
C1219
C1220
C1221
C1222
C1223
C1224
C1235
C1246
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
10uF
C1227
C1228
C1229
C1230
C1231
C1232
C1233
C1234
C1236
C1237
C1238
C1239
C1241
C1242
C1243
C1244
C1245
10uF
C1202
C1201
C1204
C1249
C1203
C1247
C1250
1K
C1248
1K
1K
1K
Close to DDR Power Pin Close to DDR Power Pin
CLose to DDR3 CLose to Saturn7M IC CLose to Saturn7M IC CLose to DDR3
VCC_1.5V_DDR
+1.5V_DDR
L1201
R1215
B-TMA0 B-MA0
10
C1225 C1226
10uF R1216
R1213 0.1uF
10V B-TMA2 B-MA2
A-MA0 A-TMA0 16V 10
10
AR1211
R1214
B-TMA11
IC1202
A-MA2 A-TMA2 B-MA11
10 B-TMA1 B-MA1
H5TQ1G63BFR-H9C
AR1208
IC1201 B-TMA8 B-MA8
A-MA11 A-TMA11
H5TQ1G63BFR-H9C B-TMA6 B-MA6
A-MA1 A-TMA1 N3 M8
10 B-MA0 A0 VREFCA B-MVREFCA
A-MA8 A-TMA8 AR1214 P7
B-MA1 A1
A-MA6 A-TMA6 B-TMBA0 B-MBA0 P3
M8 N3 B-MA2 A2
A-MVREFCA VREFCA A0 A-MA0 10 B-TMA3 B-MA3 N2 H1
P7 AR1203 B-MA3 A3 VREFDQ B-MVREFDQ
A1 A-MA1 IC101 B-TMA5 B-MA5 P8
P3 B-MA4 A4
A-MA2 A-MBA0 A-TMBA0 P2
H1
A2
N2 LGE107D (S7M Divx_Non RM) B-TMA7 B-MA7 B-MA5 A5 R1226
A-MVREFDQ VREFDQ A3 A-MA3 A-MA3 A-TMA3 10 R8 L8
P8 B-MA6 A6 ZQ
A4 A-MA4 A-MA5 A-TMA5 AR1215 R2
P2 S7M_DIVX B-MA7 240
A-MA7 A-TMA7 A7
R1203 A5 A-MA5 B8 A25 B-TMA4 B-MA4 T8 1%
L8 R8 10 A-TMA0 B-TMA0 B-MA8 A8
ZQ A6 A-MA6 A_DDR3_A0/DDR2_A13 B_DDR3_A0/DDR2_A13 B-TMA12 B-MA12 R3 B2
R2 AR1204 B9 B24 B-MA9
240 A-TMA1 A_DDR3_A1/DDR2_A8 B_DDR3_A1/DDR2_A8 B-TMA1 A9 VDD_1
A7 A-MA7 A8 A24 B-TMBA1 B-MBA1 L7 D9
1% T8 A-MA4 A-TMA4 A-TMA2 A_DDR3_A2/DDR2_A9 B_DDR3_A2/DDR2_A9 B-TMA2 B-MA10 A10/AP VDD_2
A8 A-MA8 C21 P25 B-TMA10 B-MA10 R7 G7
B2 R3 A-MA12 A-TMA12 A-TMA3 B-TMA3 B-MA11 A11 VDD_3
VDD_1 A9 A-MA9 A_DDR3_A3/DDR2_A1 B_DDR3_A3/DDR2_A1 10 N7 K2
D9 L7 B10 C24 B-MA12
A-MBA1 A-TMBA1 A-TMA4 A_DDR3_A4/DDR2_A2 B_DDR3_A4/DDR2_A2 B-TMA4 A12/BC VDD_4
VDD_2 A10/AP A-MA10 A22 P26 AR1219 T3 K8
G7 R7 A-MA10 A-TMA10 A-TMA5 B-TMA5 B-MA13 A13 VDD_5
VDD_3 A11 A-MA11 A_DDR3_A5/DDR2_A10 B_DDR3_A5/DDR2_A10 B-TMRESETB B-MRESETB N1
K2 N7 10 A10 B26
VDD_6
VDD_4 A12/BC A-MA12 A-TMA6 A_DDR3_A6/DDR2_A4 B_DDR3_A6/DDR2_A4 B-TMA6 M7 N9
B22 R24 B-TMBA2 B-MBA2
K8 T3 AR1201 A-TMA7 B-TMA7 A15 VDD_7
VDD_5 A13 A-MA13 A_DDR3_A7/DDR2_A3 B_DDR3_A7/DDR2_A3 B-TMA13 B-MA13 R1
N1 C9 B25
VDD_8
A-MRESETB A-TMRESETB A-TMA8 A_DDR3_A8/DDR2_A6 B_DDR3_A8/DDR2_A6 B-TMA8 M2 R9
VDD_6 C23 T26 B-TMA9 B-MA9 VCC_1.5V_DDR
N9 M7 A-MBA2 A-TMBA2 A-TMA9 B-TMA9 B-MCK B-MBA0 BA0 VDD_9
VDD_7 A15 A_DDR3_A9/DDR2_A12 B_DDR3_A9/DDR2_A12 10 N8
R1 B11 D24 B-MBA1 BA1
A-MA13 A-TMA13 A-TMA10 B-TMA10
56
R1237
VDD_8 A_DDR3_A10/DDR2_RASZ B_DDR3_A10/DDR2_RASZ R1222 M3
A9 A26
1%
VCC_1.5V_DDR R9 M2 A-MA9 A-TMA9 A-TMA11 B-TMA11 B-MBA2 BA2
VDD_9 BA0 A-MBA0 A_DDR3_A11/DDR2_A11 B_DDR3_A11/DDR2_A11 B-TMCK B-MCK C1240 A1
N8 A-MCK C10 C25 10 VDDQ_1
R1235
10 A-TMA12 A_DDR3_A12/DDR2_A0 B_DDR3_A12/DDR2_A0 B-TMA12

BA1 A-MBA1 B23 T25 J7 A8
1%
M3 R1223 0.01uF CK VDDQ_2

R1206 A-TMA13 B-TMA13
56
R1238
A_DDR3_A13/DDR2_A7 B_DDR3_A13/DDR2_A7
56
BA2 A-MBA2 B-TMCKB B-MCKB 25V K7 C1
1%
A1 C1209 A-MCK A-TMCK 10 CK VDDQ_3
VDDQ_1 10 K9 C9
A8 J7 B-MCKE CKE VDDQ_4
R1236
AR1220
VDDQ_2 CK 0.01uF R1207 B-MCKB D2
1%
C1 K7 25V A-MCKB A-TMCKB B-TMRASB B-MRASB VDDQ_5

56
VDDQ_3 CK B21 P24 L2 E9

C9 K9 10 CS VDDQ_6
A-MCKE A-TMBA0 A_DDR3_BA0/DDR2_BA2 B_DDR3_BA0/DDR2_BA2 B-TMBA0 B-TMCASB B-MCASB K1 F1
VDDQ_4 CKE AR1202 A11 C26
D2 A-TMBA1 B-TMBA1 B-TMODT B-MODT B-MODT ODT VDDQ_7
VDDQ_5 A_DDR3_BA1/DDR2_CASZ B_DDR3_BA1/DDR2_CASZ J3 H2
E9 L2 A-MCKB A-MRASB A-TMRASB A23 R26
A-TMBA2 A_DDR3_BA2/DDR2_A5 B_DDR3_BA2/DDR2_A5 B-TMBA2 B-TMWEB B-MWEB VCC_1.5V_DDR B-MRASB
K3
RAS VDDQ_8
H9
VDDQ_6 CS A-MCASB A-TMCASB
F1 K1 10 B-MCASB CAS VDDQ_9
VDDQ_7 ODT A-MODT A12 D26 R1232 L3
H2 J3 A-MODT A-TMODT B-MWEB WE
VDDQ_8 A-MRASB A-TMCK A_DDR3_MCLK/DDR2_MCLK B_DDR3_MCLK/DDR2_MCLK B-TMCK R1219 10K J1
RAS VCC_1.5V_DDR A-MWEB A-TMWEB C11 D25
H9 K3 A-TMCKB B-TMCKB B-TMDQSL B-MDQSL NC_1
VDDQ_9 CAS A-MCASB A_DDR3_MCLKZ/DDR2_MCLKZ B_DDR3_MCLKZ/DDR2_MCLKZ 10 T2 J9
L3 10 B12 E24 B-MRESETB RESET NC_2
A-MWEB R1231 A-TMCKE A_DDR3_CKE/DDR2_DQ5 B_DDR3_CKE/DDR2_DQ5 B-TMCKE R1220 L1
WE 10K R1208
J1 B-TMDQSLB B-MDQSLB NC_3
NC_1 A-MDQSL A-TMDQSL 10 L9
J9 T2 10 NC_4
NC_2 RESET A-MRESETB C20 N25 R1217 F3 T7
L1 R1209 A-TMODT B-TMODT B-MDQSL DQSL NC_6
NC_3 A_DDR3_ODT/DDR2_ODT B_DDR3_ODT/DDR2_ODT B-TMDQSU B-MDQSU G3
L9 A-MDQSLB A-TMDQSLB A20 M26 B-MDQSLB
10 A-TMRASB A_DDR3_RASZ/DDR2_WEZ B_DDR3_RASZ/DDR2_WEZ B-TMRASB 10 DQSL
NC_4 B20 N24 R1218
T7 F3 A-TMCASB B-TMCASB
NC_6 DQSL A-MDQSL R1211 A_DDR3_CASZ/DDR2_BA1 B_DDR3_CASZ/DDR2_BA1 B-TMDQSUB B-MDQSUB C7 A9
G3 A21 N26 B-MDQSU DQSU VSS_1
A-MDQSU A-TMDQSU A-TMWEB A_DDR3_WEZ/DDR2_BA0 B_DDR3_WEZ/DDR2_BA0 B-TMWEB 10
DQSL A-MDQSLB 10 B7 B3
B-MDQSUB DQSU VSS_2
R1212 AR1212 E1
A9 C7 C22 R25
VSS_3
A-MDQSU A-MDQSUB A-TMDQSUB A-TMRESETB A_DDR3_RESETB B_DDR3_RESETB B-TMRESETB B-TMDQL1 B-MDQL1 E7 G8
VSS_1 DQSU 10
B3 B7 B-MDML DML VSS_4
VSS_2 DQSU A-MDQSUB B-TMDQL3 B-MDQL3 D3 J2
E1 AR1209 B-MDMU DMU VSS_5
VSS_3 C16 J25 B-TMDML B-MDML J8
G8 E7 A-MDQL1 A-TMDQL1 A-TMDQSL B-TMDQSL VSS_6
VSS_4 DML A-MDML A_DDR3_DQSL/DDR2_DQS0 B_DDR3_DQSL/DDR2_DQS0 B-TMDQU2 B-MDQU2 E3 M1
J2 D3 B16 J24 B-MDQL0 DQL0 VSS_7
A-MDQL3 A-TMDQL3 A-TMDQSLB A_DDR3_DQSLB/DDR2_DQSB0 B_DDR3_DQSLB/DDR2_DQSB0 B-TMDQSLB
VSS_5 DMU A-MDMU 10 F7 M9
J8 A-MDML A-TMDML B-MDQL1 DQL1 VSS_8
VSS_6 A16 H26 AR1213 F2 P1
M1 E3 A-MDQU2 A-TMDQU2 A-TMDQSU B-TMDQSU B-MDQL2 DQL2 VSS_9
VSS_7 DQL0 A-MDQL0 A_DDR3_DQSU/DDR2_DQSB1 B_DDR3_DQSU/DDR2_DQSB1 B-TMCKE B-MCKE F8 P9
M9 F7 C15 H25 B-MDQL3 DQL3 VSS_10
10 A-TMDQSUB A_DDR3_DQSUB/DDR2_DQS1 B_DDR3_DQSUB/DDR2_DQS1 B-TMDQSUB
VSS_8 DQL1 A-MDQL1 B-TMDQL7 B-MDQL7 H3 T1
P1 F2 AR1210 B-MDQL4 DQL4 VSS_11
VSS_9 DQL2 A-MDQL2 A14 F26 B-TMDQL5 B-MDQL5 H8 T9
P9 F8 A-MCKE A-TMCKE A-TMDML B-TMDML B-MDQL5 DQL5 VSS_12
VSS_10 DQL3 A-MDQL3 A_DDR3_DML//DDR2_DQ13 B_DDR3_DML/DDR2_DQ13 G2
T1 H3 B18 L24 B-MDQL6 DQL6
A-MDQL7 A-TMDQL7 A-TMDMU A_DDR3_DMU/DDR2_DQ6 B_DDR3_DMU/DDR2_DQ6 B-TMDMU 10
VSS_11 DQL4 A-MDQL4 H7
T9 H8 A-MDQL5 A-TMDQL5 B-MDQL7 DQL7
VSS_12 DQL5 A-MDQL5 AR1216 B1
G2 C18 L25
A-TMDQL0 A_DDR3_DQL0/DDR2_DQ3 B_DDR3_DQL0/DDR2_DQ3 B-TMDQL0 VSSQ_1
DQL6 A-MDQL6 B13 F24 B-TMDQL0 B-MDQL0 D7 B9
H7 10 A-TMDQL1 B-TMDQL1 B-MDQU0 DQU0 VSSQ_2
DQL7 A-MDQL7 A_DDR3_DQL1/DDR2_DQ7 B_DDR3_DQL1/DDR2_DQ7 B-TMDQL2 B-MDQL2 C3 D1
B1 AR1205 A19 L26 B-MDQU1 DQU1
A-TMDQL2 A_DDR3_DQL2/DDR2_DQ1 B_DDR3_DQL2/DDR2_DQ1 B-TMDQL2 VSSQ_3
VSSQ_1 C13 F25 B-TMDQL6 B-MDQL6 C8 D8
B9 D7 A-MDQL0 A-TMDQL0 A-TMDQL3 B-TMDQL3 B-MDQU2 DQU2 VSSQ_4
VSSQ_2 DQU0 A-MDQU0 A_DDR3_DQL3/DDR2_DQ10 B_DDR3_DQL3/DDR2_DQ10 B-TMDQL4 B-MDQL4 C2 E2
D1 C3 C19 M25 B-MDQU3 DQU3
A-MDQL2 A-TMDQL2 A-TMDQL4 A_DDR3_DQL4/DDR2_DQ4 B_DDR3_DQL4/DDR2_DQ4 B-TMDQL4 VSSQ_5
VSSQ_3 DQU1 A-MDQU1 A13 E26 10 A7 E8
D8 C8 A-MDQL6 A-TMDQL6 A-TMDQL5 B-TMDQL5 B-MDQU4 DQU4 VSSQ_6
VSSQ_4 DQU2 A-MDQU2 A_DDR3_DQL5/DDR2_DQ0 B_DDR3_DQL5/DDR2_DQ0 AR1217 A2 F9
E2 C2 B19 M24 B-MDQU5 DQU5
A-MDQL4 A-TMDQL4 A-TMDQL6 A_DDR3_DQL6/DDR2_CKE B_DDR3_DQL6/DDR2_CKE B-TMDQL6 VSSQ_7
VSSQ_5 DQU3 A-MDQU3 C12 E25 B-TMDQU7 B-MDQU7 B8 G1
E8 A7 10 A-TMDQL7 B-TMDQL7 B-MDQU6 DQU6 VSSQ_8
VSSQ_6 DQU4 A-MDQU4 A_DDR3_DQL7/DDR2_DQ2 B_DDR3_DQL7/DDR2_DQ2 B-TMDQU3 B-MDQU3 A3 G9
F9 A2 AR1206 B-MDQU7 DQU7 VSSQ_9
VSSQ_7 DQU5 A-MDQU5 A15 G26 B-TMDQU5 B-MDQU5
G1 B8 A-MDQU7 A-TMDQU7 A-TMDQU0 B-TMDQU0
VSSQ_8 DQU6 A-MDQU6 A_DDR3_DQU0/DDR2_DQ15 B_DDR3_DQU0/DDR2_DQ15 B-TMDMU B-MDMU
G9 A3 A17 J26
A-MDQU3 A-TMDQU3 A-TMDQU1 A_DDR3_DQU1/DDR2_DQ9 B_DDR3_DQU1/DDR2_DQ9 B-TMDQU1 10
VSSQ_9 DQU7 A-MDQU7 B14 G24
A-MDQU5 A-TMDQU5 A-TMDQU2 A_DDR3_DQU2/DDR2_DQ8 B_DDR3_DQU2/DDR2_DQ8 B-TMDQU2 AR1218
C17 K25
A-MDMU A-TMDMU A-TMDQU3 A_DDR3_DQU3/DDR2_DQ11 B_DDR3_DQU3/DDR2_DQ11 B-TMDQU3 B-TMDQU6 B-MDQU6
10 B15 H24
A-TMDQU4 A_DDR3_DQU4/DDR2_DQM1 B_DDR3_DQU4/DDR2_DQM1 B-TMDQU4 B-TMDQU0 B-MDQU0
AR1207 A18 K26
A-TMDQU5 A_DDR3_DQU5/DDR2_DQ12 B_DDR3_DQU5/DDR2_DQ12 B-TMDQU5 B-TMDQU4 B-MDQU4
A-MDQU6 A-TMDQU6 C14 G25
A-TMDQU6 A_DDR3_DQU6/DDR2_DQM0 B_DDR3_DQU6/DDR2_DQM0 B-TMDQU6
A-MDQU0 A-TMDQU0 B17 K24
A-TMDQU7 A_DDR3_DQU7/DDR2_DQ14 B_DDR3_DQU7/DDR2_DQ14 B-TMDQU7 10
A-MDQU4 A-TMDQU4
R1221
B-TMDQU1 B-MDQU1
10 10
R1210
A-MDQU1 A-TMDQU1
10 10K R1234
B-MCKE
R1233 10K
A-MCKE

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. DDR3(256MB) 21
+3.3V_Normal
+3.3V_Normal
S_FLASH
R1404
IC1401
4.7K
+3.3V_Normal MX25L8005M2I-15G
CS# VCC C1401

1 8
R1403
/SPI_CS
10K
0.1uF
SO HOLD#
SPI_SDO 2 7
R1402
0 WP# SCLK
/FLASH_WP 3 6 SPI_SCK
R1405
C GND SI 33
4 5 SPI_SDI
R1401 B Q1401
KRC103S
OPT 0
E

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. S-Flash(1MB) 23
LGIT CAN H/N TUNER for US&KOR&BRAZIL&TAIWAN&AUS
ANT_PWR[OPT]
1
BST_CNTL
2
+B
3
NC[RF_AGC]
4
AS
5
SCL
6
SDA
7
NC(IF_TP)
8
SIF
9
NC
10
VIDEO
11
12
GND +5V_TU
13
1.2V
3.3V
OPTION : BOOSTER
14
RESET
15
IF_AGC_CNTL
16 L5001
DIF_1
17
DIF_2
MLB-201209-0120P-N2
18
19
OPTION : RF S/W BOOSTER_OPT
SHIELD
TU5001-*1
HNIM10-V2-NTSC RF_SWITCH_CTL R5014 R5019
DEV_2INPUT C5002 0 10K OPTION : RF AGC

0.1uF BOOSTER_OPT BOOSTER_OPT
16V C5026 C5027
RF_S/W_OPT E 0.1uF 10uF
Pull-up can’t be applied Q5001 R5017 16V
2.2K 10V
because of MODEL_OPT_2 ISA1530AC1 RF_AGC_OPT
ANT_PWR[OPT]
RF_AGC_OPT
1
BOOSTER_OPT B BOOSTER_OPT C
BST_CNTL
2 R5028
3
+B C Q5003 B 10K GPIO must be added.
4
NC[RF_AGC]
R5021 2SC3052 IF_AGC_SEL
AS C 10K RF_AGC_OPT
5 RF_AGC_OPT
6
SCL
DVB_1INPUT_H_LGIT Q5002 B BOOSTER_OPT
E
SDA
7
2SC3052 LNA2_CTL
8
NC(IF_TP)
SIF
TU5001 C5011
BOOSTER_OPT The pull-up/down of LNA2_CTL
9 E is depended on MODLE_OPT_1.
NC
10
11
VIDEO TDTJ-S001D +5V_TU
0.01uF
25V GPIO must be added for FE_BOOSTER_CTL
12
GND
BOOSTER_OPT
13
1.2V +5V_TU
3.3V
14
15
RESET R5002
16
IF_AGC_CNTL ANT_PWR[OPT] 0 R5029
470
17
DIF_1 1
DIF_2 C5001 C5003
18 RF_S/W_OPT 0.1uF
BST_CNTL 100pF
16V +3.3V_TU R5032
19
2 50V 82
SHIELD TU_SIF
+B E
TU5001-*2 3 C5025
R5018
TDVJ-H031F NC[RF_AGC] R5001 3.3K R5020 0.1uF 16V B ISA1530AC1
0 100 R5015 3.3K
NTSC_1INPUT_V_LGIT 4 R5025
C
Q5004
RF_AGC_OPT TU_SCL 4.7K
AS
5 100 R5016
ANT_PWR[OPT] SCL TU_SDA

1
BST_CNTL 6 +5V_TU
2
+B
C5012 C5013
3
NC[RF_AGC] SDA 47pF 47pF
4
AS 7 50V 50V
5
SCL
6 R5026
7
SDA NC[IF_TP] 1K R5030 R5031
NC(IF_TP) 8 220 220
8
SIF
OPT
9
10
NC SIF
11
VIDEO 9
GND
12
13
1.2V NC R5039
0
14
3.3V 10 TU_CVBS
15
RESET
OPT E
16
IF_AGC_CNTL VIDEO
DIF_1 11 R5024 0
17
18
DIF_2
+3.3V_TU B Q5005
GND +3.3V_TU R5027 ISA1530AC1
19
12 +1.2V/+1.8V_TU C
SHIELD
1K
1.2V R5011 OPT
R5009 100K
TU5001-*3 13 100
C5006 TUNER_RESET
C5007
TDVJ-H001F 3.3V 100pF 0.1uF
C5010
14 50V 16V
0.1uF
NTSC_1INPUT_H_LGIT 16V
RESET
15
IF_AGC_CNTL R5022
0 1K
16 R5003
IF_AGC
NON_DEMOD_OPT C5016
DIF_1 R5034 0 0.1uF
17 IF_N_MSTAR 16V
should be guarded by ground
ANT_PWR[OPT]
1
NON_DEMOD_OPT OPT
2
BST_CNTL
DIF_2 R5035 0
3
+B
18 IF_P_MSTAR
NC[RF_AGC]
4
AS
5
SCL
Close to the tuner
6
7
SDA
19
NC(IF_TP)
8
SIF
9
10
NC
SHIELD
VIDEO
11
GND
12
1.2V
13
3.3V
14
RESET
15
IF_AGC_CNTL
16 R5006 100
DIF_1 IF_N_EXT
17
DIF_2
DEMOD_OPT
18
R5007 100
19 IF_P_EXT
SHIELD DEMOD_OPT
TU5001-*4
UDA45AL
NTSC_1INPUT_H_SANYO
+3.3V_TU *Change History.

Ver 1.0 --> 1.1:Change of chip type, 091019, w.s.jeong
IC5001
AZ1117H-ADJTRE1(EH11A) Ver 1.1 --> 1.2:Change of chip type, Add of Tuner P/N for NTSC_1INPUT ฀฀
091116, w.s.jeong
R5036 +1.2V/+1.8V_TU
1.De-reting
10
INPUT 3 1 ADJ/GND 1) R5029,R5030,R5031 : 1005 Type ==> 1608 Type(w.s.Jeong_1019)
2) R5030,R5031 : 200/1608 Type ==> 220/2012 Type(w.s.Jeong_1116)
2
2.ADD of TUNER P/N (w.s.Jeong_1116)
OUTPUT
R5038 +5V_Normal
1.2K
+5V_TU
R5033
1 200mA L5002
BLM18PG121SN1D
C5018 C5019 C5021 C5023

C5029 C5028 0.1uF
22uF 22uF 0.1uF
10uF 0.1uF 16V
16V 16V 16V
10V 16V
OPT
+3.3V_Normal
+3.3V_TU
C5031 CONTROL_ATTEN
0.1uF L5003
16V 60mA BLM18PG121SN1D
C5017 C5020 C5022 C5024

22uF 0.1uF 0.1uF
22uF
16V 16V 16V
16V
OPT This was being applied to the only china demod,
so this has to be deleted in both main and ISDB sheet.

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. ATSC_CAN TUNER 26
PANASONIC (ISDB-T)
MN884433
ISDB_DEMOD
+1.2V_DE +3.3V_DE R2910 22
FE_TS_VAL_ERR
ISDB_DEMOD ISDB_DEMOD ISDB_DEMOD
ISDB_DEMOD ISDB_DEMOD ISDB_DEMOD R2911 22
C2913 C2916 C2917 C2920 C2922 FE_TS_SYNC
0.1uF 0.1uF 0.1uF 0.1uF 0.1uF
16V 16V 16V 16V 16V ISDB_DEMOD
R2912 22
FE_TS_DATA[0]
ISDB_DEMOD (FE_TS_SERIAL)
ISDB_DEMOD
C2911 R2913 22
0.1uF FE_TS_CLK
16V
+3.3V_DE
FE_TS_DATA[0-7]
HDVDDL1
VDDH_5
VDDL_7
VSS_11
HDVDDH
VSS_10
VDDH_4
AGC_S
TEST0
HDVPP
TEST2
TEST1
GPO2
DENB
PCKB
SDOB
SCKB
NC_4
NC_3
DENA
PCKA
SDOA
GPI2
SCKA
FE_TS_DATA[0]
RON
FE_TS_DATA[0]
(FE_TS_SERIAL) FE_TS_DATA[1]
ISDB_DEMOD TP2901
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
OPT OPT AMP_I2C HAVE PULL-UP
VSS_1 VSS_9 FE_TS_DATA[2]
1 75 R2914 R2915
ISDB_DEMOD TP2902
AVDD_S 2 74 INTB 2.2K 2.2K FE_TS_DATA[3]
C2903 0.1uF AII_S 3 73 INTA ISDB_DEMOD TP2903
ISDB_DEMOD AIQ_S SADR FE_TS_DATA[4]
4 72 ISDB_DEMOD TP2904
AVSS_S VDDH_3 ISDB_DEMOD
5 71 FE_TS_DATA[5]
VRT_S SCL C2926 0.1uF ISDB_DEMOD
6 70 DEMOD_SCL TP2905
VRB_S SDA FE_TS_DATA[6]
7 69 DEMOD_SDA ISDB_DEMOD TP2906
TCPO_S VSS_8
VDDL_1
8
9
IC2901 68
67 HDVDDL0 ISDB_DEMOD ISDB_DEMOD TP2907
FE_TS_DATA[7]
MSCL_S SADR_S C2927 0.1uF

C2904 0.1uF ISDB_DEMOD 10 66
ISDB_DEMOD R2904 2.2K MSDA_S
11 MN884433 65 NC_2
R2905 2.2K VSS_2 SADR_T
ISDB_DEMOD 12 64
VSSH VDDL_6 ISDB_DEMOD
13 63
C2905 0.1uF ISDB_DEMOD PSEL 14
ISDB_DEMOD 62 VSS_7 C2928 0.1uF
ZSEL 15 61 ERRB
VDDL_2 16 60 SYNCB
C2906 0.1uF ISDB_DEMOD ACKI ERRA
17 59
ISDB_DEMOD TCPO_T SYNCA
R2903 18 58
10K 1% IR_T TDO
19 57
VRT_T 20 56 CSEL1
C2907 0.1uF ISDB_DEMOD VRB_T CSEL0
21 55
C2908 0.1uF ISDB_DEMOD AVDD_T TMS
ISDB_DEMOD 22 54
C2909 0.1uF ISDB_DEMOD AIN_T TRST
IF_N_EXT 23 53 ISDB_DEMOD
C2901 0.1uF AIP_T VDDL_5
24 52
IF_P_EXT C2902 0.1uF AVSS_T VSS_6 C2925 0.1uF
ISDB_DEMOD 25 51
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
VSS_3
MSCL_T
MSDA_T
VDDH_1
GPO1
AGCI_T
AGCR_T
GPO0
VDDL_3
VSS_4
XO
XI
VDDH_2
GPI1
GPI0
TEST4
SHVPP
SHVDDH
NC_1
VSS_5
VDDL_4
TCK
TDI
NRST
TEST3
ISDB_DEMOD
R2907 2.2K DEMOD_RESET
ISDB_DEMOD
R2908 2.2K
ISDB_DEMOD
ISDB_DEMOD C2914 ISDB_DEMOD
C2912 0.1uF C2924
0.1uF 0.1uF
16V 16V 16V
C2918 C2921 C2923

0.1uF 0.1uF 0.1uF
16V 16V 16V
ISDB_DEMOD ISDB_DEMOD
ISDB_DEMOD
R2906 10K
IF_AGC_ISDB ISDB_DEMOD ISDB_OPT
ISDB_DEMOD R2909
1M
C2910
0.1uF
ISDB_DEMOD
X2901 ISDB_DEMOD
ISDB_DEMOD
25MHz C2919
C2915
15pF 15pF
50V 50V

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. ISDB-T Demodulator 28
Panasonic Demodulator Power(3.3V,1.2V)
ISDB_POWER
IC3001
SC4215ISTRT
+3.3V_DE
+3.3V_Normal +3.3V_DE NC_1 GND
1 8 +1.2V_DE
ISDB_POWER ISDB_POWER
L3001 EN ADJ R3004
2 7
BLM18PG121SN1D
5.1K
VIN VO
ISDB_POWER ISDB_POWER 3 6
ISDB_POWER ISDB_POWER
C3003 C3004
C3001 C3002 0.1uF 10uF ISDB_POWER ISDB_POWER
NC_2 NC_3
R3003
16V
10V 4 5 C3005 C3006
10K
ISDB_POWER
0.1uF
0.1uF 0.1uF 16V 22uF
16V
IF AGC SELECTION
IF_AGC_ISDB TP3002 IF_AGC_SEL
R3001
0
ISDB_DEMOD
IF_AGC
R3002
0
MSTAR DEMOD
IF_AGC_MAIN

Demodulator
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. 29
+3.3V_Normal
+3.3V_Normal R3822
10K
R3827
1K
R3802 COMP2_DET
10K
AV_CVBS_DET
D3813
R3803 5.6V
D3801 1K
C3801
100pF
SCART OPTION BLOCK 5.6V
50V
OPT R3824
AV_R_IN
10K
SC1/COMP1_R_IN
TP3801 SC1_FB OPT
SC1_CVBS_IN C3811 R3831
R3821 R3833
TP3802 470K 1000pF 12K
SC1_ID 0
D3812 50V
5.6V
TP3803 SC_RE1
TP3804 SC_RE2 AV_L_IN

R3823
TP3805 SCART1_MUTE 10K
SC1/COMP1_L_IN
+3.3V_Normal C3809 OPT
TP3806 SC1_SOG_IN R3820 R3830 R3835
JK3802 R3804 470K
1000pF
50V
12K 0
001:AR23 D3810
TP3807 SCART1_Lout PPJ239-01 10K 5.6V
TP3808 SCART1_Rout
NON_CI_4/5/60 SC1/COMP1_DET
R3805
6H [RD1]E-LUG D3802 1K
5.6V
TP3809 DTV/MNT_VOUT
5H [RD1]O-SPRING_2
4H [RD1]CONTACT_2
5G [WH1]O-SPRING
AV_CVBS_IN
JK3801 4F [RD1]CONTACT_1
PPJ238-01
NON_CI_30 [RD1]O-SPRING_1 R3848 SC1_R+/COMP1_Pr+
[RD1]E-LUG 5F 0
6C
OPT
R3817 C3810
D3811 75 10pF
7F [RD1]E-LUG-S 30V
50V
5C [RD1]O-SPRING
SC1_R-/COMP1_Pr-
R3811
5E [BL1]O-SPRING 0
4C [RD1]CONTACT SC1_B+/COMP1_Pb+
OPT
D3809 R3815 C3808
30V 75 10pF
7E [BL1]E-LUG-S 50V
5B [WH1]O-SPRING SC1_B-/COMP1_Pb-
R3860
0
R3809
4D [GN1]CONTACT 0
4A [YL1]CONTACT +5V_Normal
R3857
0 OPT
5D [GN1]O-SPRING R3851
5A [YL1]O-SPRING OPT
3.6K OPT
C
R3853
82 B Q3802
2SC3052
6D [GN1]E-LUG C3813
6A [YL1]E-LUG 0.47uF
25V
E R3858
0
AV_CVBS_IN2
OPT R3852
OPT +5V_Normal
4.7K R3855
6N [RD2]E-LUG 270
6H [RD2]E-LUG R3859
OPT 0 OPT
C
R3854
82
5N [RD2]O-SPRING_2 B Q3803
2SC3052
5H [RD2]O-SPRING_2
E SC1_G+/COMP1_Y+
R3838
4N [RD2]CONTACT 0 OPT
4H [RD2]CONTACT R3856
270
5M [WH2]O-SPRING R3861
5G [WH2]O-SPRING D3808 R3818

OPT
C3806
0
30V 75 10pF
50V SC1_G-/COMP1_Y-
5L [RD2]O-SPRING_1
5F [RD2]O-SPRING_1
R3810
0 R3826
10K
7L [RD2]E-LUG-S COMP2_R_IN
7F [RD2]E-LUG-S D3807 R3819 C3807
5.6V 470K R3829
1000pF 12K
50V
5K [BL2]O-SPRING R3825
5E [BL2]O-SPRING 10K
COMP2_L_IN
R3816 C3805 R3828
D3806 470K
5.6V 1000pF 12K
7K [BL2]E-LUG-S 50V
7E [BL2]E-LUG-S
COMP2_Pr+
4J [GN2]CONTACT
4D [GN2]CONTACT D3803
30V R3812
C3802 OPT
10pF
75
50V
COMP2_Pr-
5J [GN2]O-SPRING
5D [GN2]O-SPRING
R3808
0
COMP2_Pb+
6J [GN2]E-LUG OPT
C3804
6D [GN2]E-LUG D3805
R3813
75 10pF
30V 50V
COMP2_Pb-
R3807
0
COMP2_Y+
D3804 OPT
R3814 C3803
30V 75 10pF
50V
COMP2_Y-
R3806
0
SC1/COMP1_DET AV_CVBS_DET RESULT
HIGH HIGH SC1/COMP1_DET
HIGH LOW SC1/COMP1_DET
LOW HIGH AV_CVBS_DET
LOW LOW
NON CI LOW
THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. 31
[51Pin LVDS Connector]
(For FHD 60/120Hz)
PANEL_VCC
[Right FFC Connector]
[LEFT FFC Connector] (60Pin Mini-LVDS) [41Pin LVDS Connector] [30Pin LVDS Connector]
0 NON_GIP
0 NON_GIP
0 NON_GIP
0 NON_GIP
0 NON_GIP
0 NON_GIP
(60Pin Mini-LVDS) L702 (For FHD 120Hz) (For HD 60Hz_Normal)
120-ohm
WAFER_FHD
P701 P702 P703 P704 P705
104060-6017 104060-6017 TF05-51S TF05-41S FF10001-30
MINI_LVDS MINI_LVDS WAFER_FHD WAFER_FHD_120HZ WAFER_HD
C700 C709 C710
10uF 1000pF 0.1uF
R748
R749
R750
R751
R752
R753
16V 50V 16V
1 GND 1 GND 1 OPT WAFER_FHD
WAFER_FHD 1 1
2 GMA1 GMA1 2 Z_OUT R754 0 MINI_LVDS Z_OUT VGH_M
(+25V) 2 2 2 R716 0
3 GMA3 GMA3 3 CLK1 CLK1 WAFER_HD
4 GMA4 GMA4 4 CLK2 CLK2 3 3 RXD4- 3 R717 0 PWM_DIM
5 GMA6 5 CLK3 OPT
GMA6 CLK3 R767 0 NON_GIP 4 4 4 R714 0
6 GMA7 6 CLK4 GSC/GCLK3_I RXD4+ OPC_OUT
GMA7 CLK4 R768 0 NON_GIP OPT
7 GMA9 7 CLK5 GOE/GCLK1_I 5 5 5
GMA9 CLK5 RXD3-
8 GMA10 GMA10 8 CLK6 CLK6
VCC_LCM R769 0 NON_GIP 6 6 RXD3+ 6 RXA3-
9 GMA12 GMA12 9 VGI_N VGI_N VGL
R770 0 NON_GIP
10 GMA13 10 VGI_P (-5V) 7 7 7
GMA13 VGI_P RXA3+
11 GMA15 11 VGH_ODD VGL_I
GMA15 VDD_ODD 8 8 8
12 GMA16 12 VGH_EVEN RXDCK-
GMA16 VDD_EVEN R771 0 NON_GIP
13 GMA18 GMA18 R700 13 VSS R765 0 GIP 9 9 RXDCK+ 9 RXACK-
R772 0 NON_GIP
14 GND 3.3K 14 VST VST
MINI_LVDS 10 10 10 RXACK+
15 OPT_N 15 GND
16 H_CONV H_CONV 16 VCOM_FB VCOMRFB 11 RXA4- 11 RXD2- 11
17 VST_IN GSP/GVST_I 17 VCOM_IN VCOMR 12 RXA4+ 12 RXD2+ 12 RXA2-
18 POL POL VCC_LCM 18 GND
19 SOE SOE 19 VDD 13 RXA3- 13 RXD1- 13 RXA2+
20 GND 20 VDD
14 RXA3+ 14 RXD1+ 14
21 LV0+ RXD1- 21 HALF_VDD
22 LV0- RXD1+ 22 HALF_VDD 15 15 RXD0- 15 RXA1-
C701 C703 LVDS_SEL
23 LV1+ RXD0- 23 GND
0.1uF 0.01uF VDD_LCM 16 RXACK- 16 RXD0+ 16 RXA1+
24 LV1- RXD0+ 16V 50V 24 VCC +3.3V_Normal
25 LV2+ MINI_LVDS MINI_LVDS 25 VCC 17 17 17
RXC4- RXACK+
26 LV2- 26 GND 10uF/25V(3216)
RXC4+ 18 18 18
27 LVCLK+ 27 RV0+ HVDD C707 RXA0- R712
RXC3- RXA1- C705 0.1uF
28 LVCLK- VDD_LCM 28 RV0- 19 19 19 3.3K
RXC3+ RXA1+ 10uF 50V RXA2- RXC4- RXA0+
29 LV3+ HVDD 29 RV1+ MINI_LVDS LVDS_SEL_HIGH
RXC2- RXA0- 20 20 20
30 LV3- 30 RV1- C712 MINI_LVDS RXA2+ RXC4+
RXC2+ RXA0+ 10uF
10uF/25V(3216) R711
31 LV4+ RXC1- 31 RV2+ RXB4- 16V 21 RXA1- 21 RXC3- 21 R724 0 OPC_EN
C711 C704 10K
32 LV4- 32 RV2- MINI_LVDS OPT
RXC1+ 10uF C702 0.1uF RXB4+ 22 22 22 LVDS_SEL_LOW
33 LV5+ 10uF 33 RVCLK+ VCC_LCM RXA1+ RXC3+
RXC0- 16V 50V RXB3-
34 LV5- MINI_LVDS MINI_LVDS 34 RVCLK- 23 23 23
RXC0+ RXB3+ RXA0-
35 GND MINI_LVDS 35 RV3+ PANEL_VCC
RXB2- 24 BIT_SEL 24 24
36 VCC 36 RV3- C706 C708 RXA0+ RXCCK-
RXB2+ 0.1uF 0.01uF
37 VCC 37 RV4+ 25 25 25 L701
RXB1- 16V 50V RXCCK+
38 GND 38 RV4- MINI_LVDS MINI_LVDS 120-ohm
RXB1+ 26 26 26
39 HALF_VDD 39 RV5+ R709 WAFER_HD
RXB0- 10K
40 HALF_VDD 40 RV5- RXB0+ 27 RXB4- BIT_SEL_LOW
27 RXC2- 27
41 VDD 41 GND VCC_LCM
28 RXB4+ 28 RXC2+ 28
42 VDD VGL 42 SOE SOE
43 GND (-5V) 43 POL 29 29 29
VGL_I POL RXB3- RXC1-
44 VCOM_IN VCOML 44 VST_IN GSP/GVST_I R703
30 RXB3+ 30 RXC1+ 30
45 VCOM_FB VCOMLFB 45 H_CONV H_CONV 3.3K
46 GND 46 OPT_N MINI_LVDS 31 31 RXC0- 31
47 VST VST 47 GND
R745 0 NON_GIP 32 RXBCK- 32 RXC0+
48 VSS R729 0 GIP 48 GMA18 GMA18
49 VGH_EVEN VDD_EVEN 49 GMA16 GMA16 33 RXBCK+ 33
50 VGH_ODD VDD_ODD 50 GMA15 GMA15 34 34
51 VGI_P VGI_P 51 GMA13 GMA13
52 VGI_N VGI_N 52 GMA12 GMA12 35 RXB2- 35
53 CLK6 CLK6 53 GMA10 GMA10
VCC_LCM 36 RXB2+ 36
54 CLK5 CLK5 54 GMA9 GMA9
55 CLK4 CLK4 55 GMA7 GMA7 37 RXB1- 37
56 CLK3 CLK3 56 GMA6 GMA6 38 RXB1+ 38 PANEL_VCC
57 CLK2 R701 0 GIP CLK2 57 GMA4 GMA4
R773
58 CLK1 CLK1 3.3K 58 GMA3 GMA3 39 RXB0- 39
L703
59 Z_OUT NON_GIP 59 GMA1 120-ohm
Z_OUT GMA1 40 40
60 GND 60 GND RXB0+
LVDS_SEL
41 R720 0 41 3D
R713 0 SCAN_BLK2 C713 C714 C715
61 61 SCAN 10uF 1000pF 0.1uF
42 NON_SCANR721 0 +3.3V_Normal
OPC_EN 42 16V 50V 16V
OPT OPT 3D 3D
. . 43 R728 0 SCAN_BLK1/OPC_OUT
SCAN R705
44 R723 0 PWM_DIM
OPT 3.3K
45 LVDS_SEL_HIGH
R702 33 /3D_FPGA_RESET
46 R706 3D 33 FRC_RESET R710
240Hz 10K
47 R707 33 I2C_SCL LVDS_SEL_LOW
240Hz/3D
48 R708 33 I2C_SDA
240Hz/3D
49 R704 33 3D_POWER_EN
3D
50
51
52

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. LVDS 36
+1.8V_AMP
+3.3V_Normal
IC404
AP1117E18G-13
R474
IN 3 Vd=1.4V 1 ADJ/GND
120 mA
1
2
C434 OUT C446
C421
0.1uF 10uF 0.1uF
16V 10V 16V
+24V
SPK_L+
D501 C540 OPT
1N4148W R519 R526 L507 0.01uF
OPT 50V
100V 12 12 AD-9060 R527
R535 C536 R531 OPT
OPT 2S 2F 0.1uF 4.7K
3.3 C529 50V
390pF 3.3
OPT 50V C534
0.47uF
SPEAKER_L
C521 C547 1S 1F 50V
C515 C519 0.01uF R532 OPT
0.1uF 0.1uF 10uF C530
50V 35V 50V 390pF C537 3.3
+3.3V_Normal 50V D502 50V 0.1uF R528
15uH 50V C541 OPT
1N4148W R520 R524 4.7K 0.01uF
BLM18PG121SN1D
100V 50V
12 12
C514 OPT
22000pF SPK_L-
50V C518
L504 22000pF
50V
PGND1A_2
PGND1A_1
PVDD1A_2
PVDD1A_1
PVDD1B_2
PVDD1B_1
PGND1B_2
PGND1B_1
C520
OUT1A_2
OUT1A_1
OUT1B_2
OUT1B_1
1uF
EP_PAD
25V
BST1B
VDR1B
AMP_RESET_N
TP502
C506
56
55
54
53
52
51
50
49
48
47
46
45
44
43
1000pF
50V
BST1A 1 42 NC C522 SPK_R+
AUD_MASTER_CLK C512 25V1uF
VDR1A 2 THERMAL 41 VDR2A C525
1uF 25V /RESET 57 BST2A 22000pF
3 40 D503 R525
+1.8V_AMP 50V R521 C542 OPT
C509 AD 4 39 PGND2A_2 1N4148W 12 12 L506
+1.8V_AMP 0.1uF 100V AD-9060 C538 R529 0.01uF
DGND_1 5 38 PGND2A_1
OPT 2S 2F 50V
BLM18PG121SN1D
GND_IO 37 OUT2A_2 C531 0.1uF 4.7K R533 OPT

6 IC501
CLK_I 7 36 OUT2A_1
390pF
50V
C535
0.47uF
50V 3.3 SPEAKER_R
BLM18PG121SN1D
L502 50V
C508 VDD_IO 8 35 PVDD2A_2 1S 1F
C504 1000pF R534 OPT
L501 50V DGND_PLL EAN60969601 PVDD2A_1 C532
9 34 390pF 3.3
100pF 50V
R508 AGND_PLL 33 PVDD2B_2 D504 15uH C539 R530
50V 10 C543 OPT
3.3K LF PVDD2B_1 1N4148W R522 R523 0.1uF 4.7K 0.01uF
11 NTP-7000 32 100V 50V
12 12 50V
AVDD_PLL 12 31 OUT2B_2 OPT SPK_R-
DVDD_PLL 13 30 OUT2B_1 +24V
GND 14 29 PGND2B_2
OPT
C501 C502 OPT
10uF 0.1uF C503 C505
15
16
17
18
19
20
21
22
23
24
25
26
27
28
10V 16V 10uF 0.1uF
10V 16V
DGND_2
DVDD
SDATA
WCK
BCK
SDA
SCL
MONITOR0
MONITOR1
MONITOR2
/FAULT
VDR2B
BST2B
PGND2B_1
+1.8V_AMP C528
C526 C527 10uF
0.1uF 0.1uF 35V
50V 50V
OPT
C511 C517
10uF C513 1uF
0.1uF 25V C524
10V
16V
22000pF
50V
R503 100
AUD_LRCH
R504 100 R513
AUD_LRCK 0
R505 100 POWER_DET
AUD_SCK
R506 33 C516 OPT
AMP_SDA 1000pF
R507 33 50V
AMP_SCL +3.5V_ST
AMP_MUTE_HOTEL
C507 C510 C546 C544 C545

18pF 18pF 22pF 22pF 22pF
50V 50V 50V 50V 50V
R515 WAFER-ANGLE
OPT OPT OPT R514 100 10K
C R536
0
B R517 SPK_L+
Q501 AMP_MUTE 4 4
2SC3052 10K R537
0
E SPK_L-
3 3
R538
0
SPK_R+
2 2
R539
0
SPK_R-
1 1
P501
SPK_SLIM SMAW250-04
P502
SPK_NORMAL

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. AUDIO[NTP] 38
NOT USING B/T
BT_ON/OFF
BT_DM
BT_DP
BT_LOUT

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. NON B/T 44
NON CI Region
/PCM_REG
/PCM_CD
/PCM_OE
PCM_5V_CTL
/PCM_WE
/PCM_CE
/PCM_IORD FE_TS_DATA[0]
/PCM_IOWR FE_TS_DATA[1]
/PCM_IRQA
FE_TS_DATA[2]
FE_TS_DATA[3]
FE_TS_SYNC
FE_TS_VAL_ERR PCM_RST FE_TS_DATA[4]
FE_TS_CLK /PCM_WAIT
FE_TS_DATA[5]
FE_TS_DATA[6]
CI_TS_CLK
CI_TS_VAL FE_TS_DATA[7]
CI_TS_SYNC
FE_TS_DATA[0-7]
PCM_D[0]
PCM_D[1]
CI_TS_DATA[0] PCM_D[2]
PCM_A[0]
PCM_A[1]
CI_TS_DATA[2]
PCM_A[2]
CI_TS_DATA[3]
PCM_A[3]
PCM_A[4]
PCM_A[5]
PCM_A[6]
PCM_A[7]
PCM_A[8]
PCM_A[9]
PCM_D[0-7]
PCM_A[10]
PCM_A[11]
PCM_A[12]
PCM_A[13]
PCM_A[14]

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. PCMCI 46
NON ETHERNET
TP2101 EPHY_RXD0
TP2102 EPHY_RXD1
EPHY_TXD1
TP2103
EPHY_TXD0
TP2104
TP2105 EPHY_REFCLK
TP2106 EPHY_CRS_DV
TP2107 EPHY_MDIO
TP2108 ET_RXER
TP2109 /RST_PHY
EPHY_MDC
TP2110
TP2111 EPHY_EN

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. NON ETHERNET 48
NON Motion Remocon Region
TP2501 M_REMOTE_RX
TP2502 M_REMOTE_TX
TP2503 RF_RESET
TP2504 RF_ENABLE

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. NON M REMOCON 50
NON CHINA HOTEL
AMP_MUTE_HOTEL
SPK_R+_HOTEL
SPK_R-_HOTEL

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. NON CHINA HOTEL 52
/PIF_SPI_CS
R6001 0
CHB_CVBS_IN

THE CRITICAL COMPONENTS IN THE SYMBOL MARK OF THE SCHEMETIC. NON CHB 68
1. Power-up boot check
Check stand-by Voltage.
No ok Main B/D 3.5V Line
ok
Check Power connector Replace Power board.
P403 9~12pin : +3.5V_ST Short Check
ok
Check Micom Voltage No

Replace L404
IC1002 pin 48 : +3.5V
ok
No
Check X1002 clock
Replace X1002
32 KHz
ok
No No
Check P404 PWR_ON. Re-download Micom software. Replace Micom(IC1002) or Main board
1pin : 3.3V
ok
No
Check Multi Voltage *20V Voltage is dependent on Model
Replace Power Board
P404 2 pin : *20V , 17 pin : 12V 32LD450 => 24V
ok
Check IC402/3/5/7 Output Voltage
IC402 : 2.5V No
IC403 : 1.26V Replace IC402/ 3 / 5 / 7
IC405 : 3.3V
IC407 : 1.5V
ok
Check X201 Clock No

24 MHz Replace X201
ok
Check LVDS Power Voltage No

Replace Q409
Q409 : 12V
ok
No
Check Mstar LVDS Output Replace Mstar(IC101) or Main Board
ok
Check Inverter Control & Error Out No *24 Pin is dependent on Model
P404 18 pin : High Check Power Board or Module
32LD450 => 20 pin
P404 *24 pin : low
ok
Change Module
Copyright ⓒ 2010 LG Electronics. Inc. All right reserved.

Only for training and service purposes LGE Internal Use Only
2. Digital TV Video
Check RF Cable & Signal
ok
No No
Check Tuner 5V Power Replace IC401
Check IC401
L5002
ok ok
Replace L5002
No
Check Tuner 3.3V Power
Replace L5003
L5003
ok
No
Replace IC5001.
IC5001 2 pin : 1.2V
ok
No
Check IF_P/N Signal
TU5001 17/18 Pin Bad Tuner. Replace Tuner.
ok
No
Check Mstar LVDS Output Replace Mstar(IC101) or Main Board.

3. Analog TV Video
ok
No No
Check IC401
L5002
ok ok
Replace L5002
No
Replace L5003
L5003
ok
No
Replace IC5001.
IC5001 2 pin : 1.2V
ok
No
Check CVBS Signal
TU5001 11 Pin Bad Tuner. Replace Tuner.
ok
No

4. AV Video
Check input signal format.
Is it supported?
ok
Check AV Cable for damage

for damage or open conductor
ok
Check JK3801 , JK3302 No

CVBS Signal Line Replace Jack
R246 , R4016
ok
No
Check CVBS_DET Signal Replace R4802 or R4803
ok
No
5. Component Video
Is it supported?
ok
Check Component Cable

for damage or open conductor.
ok
No
Check JK3801
Y/PB/PR signal Line Replace Jack
ok
No
Check COMP_DET Signal Replace R4804 or R4805
ok
No

6. RGB Video
Is it supported?
ok
Check RGB Cable conductors

ok
Check EDID & EEPROM No

IC1105 I2C Signal Replace the defective IC or re-download EDID data
R1141, R1143(SDA,SCL)
ok
Check JK1104
No
Replace Jack
H/V_Sync/R/G/B Signal Line
ok
No
Check DSUB_DET Replace R1146 or R1147
ok
No

7. HDMI Video
Is it supported?
ok
Check HDMI Cable conductors

ok
Check EDID & EEPROM No

IC801, IC804 Replace the defective IC or re-download EDID data
I2C Signal
ok
No
Check JK802, JK903 Replace Jack
ok
No
Check HDMI_DET(HPD) Replace R7703,R7705,R7731,R7732
ok
Check HDCP Key NVRAM(IC103)

No
Replace the defective IC.
Power & I2C Signal
ok
No Check other set

No
Check HDMI Signal Replace Main Board
If no problem, check signal line
ok
No

8. All Source Audio
Off
Check the TV Speaker Menu
Toggle the Menu
(Menu -> Sound -> TV Speaker)
On
No *20V Voltage is dependent on Model

Check AMP IC(IC501) Power 26/32LD350 => 24V
Check Regulator IC404
*20V, 3.3V, 1.8V. 19/22LD350 => 15V
ok
No
Check Mstar AUDIO_MASTER_CLK Replace Mstar(IC101) or Main Board.
TP502
ok
No
Check AMP I2C Line
R506, R507 Check signal line. Or replace Mstar(IC101)
ok
No
Check Mstar I2S Output
R503, R504, R505 Check signal line. Or replace Mstar(IC101)
ok
Check Output Signal P502

No
Replace Audio AMP IC(IC501)
1, 2, 3, 4 pin.
ok
No Replace connector
Check Connector & P502
if found to be damaged.
ok
Check speaker resistance

No
Replace speaker.
and connector damage.

9. Digital TV Audio
ok
No No
Check IC401
L5002
ok ok
Replace L5002
No
Replace L5003
L5003
ok
No
Replace IC5001.
IC5001 2 pin : 1.2V
ok
No
Check IF_P/N Signal
TU5001 17/18 Pin Bad Tuner. Replace Tuner.
ok
Follow procedure
‘8. All source audio’
trouble shooting guide.

10. Analog TV Audio
ok
No No
Check IC401
L5002
ok ok
Replace L5002
No
Replace L5003
L5003
ok
No
Replace IC5001.
IC5001 2 pin : 1.2V
ok
No
Check CVBS Signal
TU5001 11 Pin Bad Tuner. Replace Tuner.
ok
Follow procedure

11. AV Audio
Check AV Cable for damage
ok
No
Check JK3801 , JK3302
& Signal Line Replace Jack
ok
Follow procedure
12. Component Audio

Check Component Cable
ok
No
Check JK3801 & Signal Line Replace Jack
ok
Follow procedure
13. RGB Audio

Check Cable conductors
ok
No
Check JK1104 & Signal Line Replace Jack
ok
Follow procedure

LD450 Block Diagram
< Contents >
Overall
Overall Block
Block Diagram
Diagram
Video
Video Signal
Signal Block
Block
Audio
Audio Signal
Signal Block
Block
Flash
Flash Block
Block &
& Reset
Reset
I2C
I2C Block
Block
GPIO
GPIO Block
Block
LVDS 출력
LVDS 출력 Block
Block
POWER
POWER Block
Block
LG Electronics/ LCD TV Division

LCD TV Gr.

LVDS LCD Module
(FHD, 60Hz)
IF +/-
RF TU_CVBS Mini LVDS
SIF LCD Module

TDVJ
(FHD,M+S, 60Hz)
SDA/SCL_5V
- H001F
Reset / IF_AGC … P-Gamma
Power Shift
CVBS, L/R Power Control
Side AV2
CVBS, L/R DDR_Data[0:15], DQS, DM …

AV1 DDR2 (1 G bit)
Addr.[ ], ctrl. data
Y Pb Pr, L/R H5TQ1G63BFR-H9C
Component 1
RGB/H/V Data[16:31] DDR2 (1 G bit)

D-sub RGB H5TQ1G63BFR-H9C
S7(LGE101D) PCM_A [0 … 7]
Audio L/R Audio L/R
(for RGB)
& S7 T (LGE105) NAND Flash(1 G bit)
CS ,RE,WE…… NAND01GW3A2CN6E
HDMI 1 SCL, SDA_3.3V

NVRAM
JACK PACK
HDMI 4
at REAR
(side HDMI) Audio L/R
H/P
I2S
Digital AMP
Digital Audio SPDIF
NTP7000L
(Optic)
I2C(SCL/SDA)
RS-232C RX/TX RX/TX
(CTRL./SVC) MAX3232 Micom Reset Switch
S/W Reset (UPD78F0513AGA)
DP/DM/ +5V
USB
24MHz
X-tal

Video
Video Signal
Signal Block
Block
IF +/-
RF
IP/IF
IF_AGC RXCAKP CK+/-_HDMI1
TDVJ IFAGC
TU_SIF RXCAKN
D0+/-_HDMI1
SIFP RXA0P
- H031F TU_CVBS
RXA0N D1+/-_HDMI1
CVBS0P
RXA1P
D2+/-_HDMI1
RXC1N
RXA2P CEC_REMOTE
DSUB_R RXA2N
RIN0P/M
DSUB_G
GIN0P/M
DSUB_B
BIN0P/M
DSUB_HSYNC
DSUB_VSYNC
HSYNC0 S7(LGE101D)
VSYNC0
& S7 T (LGE105)
COMP1_Y
GIN1P/M
COMP1_Pr
RIN1P/M
COMP1_Pb
BIN1P/M
RXCCKP CK+/-_HDMI4
RXCCKN
D0+/-_HDMI4
RXC0P
RXC0N D1+/-_HDMI4
RXC1P
D2+/-_HDMI4
AV_CVBS_IN RXC1N
CVBS0P RXC2P
CEC_REMOTE
SIDEAV_CVBS_I
N CVBS1P RXC2N

Audio
Audio Signal
Signal Block
Block
IF +/-
RF
IP/IF
IF_AGC
TDVJ IFAGC
TU_SIF
- H031F SIFP
TU_CVBS
CVBS0P
I2S_MASTER_CL
I2S_OUT_MCK K
AV_L_IN I2S_LCRK
AUL2
I2S_OUT_WS
AV_R_IN
Digital AMP
AUR2 I2S_SCK NTP7000N
I2S_OUT_BCK
COMP1_L_IN I2S_LCRH
AUL1 I2S_OUT_SD
COMP1_R_IN S7(LGE101D)
AUR1
& S7 T (LGE105)
HP_ROUT Audio R
SIDEAV_L_IN
AUL0 HP_LOUT Audio L H/P
SIDEAV_R_IN
AUR0
PC_L_IN +3.3V
AUL4
PC_R_IN 1K
AUL5 SPDIF_OUT
SPDIF_OUT

Flash
Flash &
& EJTAG
EJTAG Block
Block
PCM_A0
I/O 0
PCM_A1
I/O 1
PCM_A2
I/O 2
PCM_A[0-7] PCM_A3
I/O 3
PCM_A4
I/O 4
8 PCM_A5
I/O 5
PCM_A6
I/O 6
PCM_A7
I/O 7
S7(LGE101D)
NAND FLASH & S7 T (LGE105)
(NAND01GW3A2CN6E)
/F_RB
RB F_RBZ
/PF_OE
RE /PF_OE
/PF_CE0
CE /PF_CE0
/PF_CE1
CLE /PF_CE1
PF_ALE +3.3V
ALE PF_ALE
/PF_WE +3.5V_ST
WE /PF_WE
PF WP SOC_RESET
HWRESET Micom
WP PF_AD15
(UPD78F0513AGA)
Reset Switch

I2C
I2C Block
Block
+3.3V_Nor
+3.3V_TU
3.3k ohm
3.3k ohm
1.2k ohm
1.2k ohm
Tuner 100 ohm TGPIO2
TGPIO0 0 ohm 0 ohm AUDIO AMP
TDVJ-H001F TU_SCL/SDA
100 ohm
TGPIO3 AMP_SCL/SDA (NTP7000)
TU5001 TGPIO1 0 ohm 0 ohm
IC501
+3.3V_Nor.
33ohm
MAX9668ETP+
(P-GAMMA)
2.2k ohm
2.2k ohm
33 ohm
IC1601
EEPROM +3.3V_Nor
22 ohm 0 ohm
(M24M01) I2C_SCL/SDA
22 ohm 0 ohm
IC104 DDCR_CK
3.2k ohm
3.3k ohm
DDCR_DA
EEPROM 22 ohm
(CAT24WC08W) 22 ohm
S7(LGE101D) GPIO 174 22 ohm
IC103 NEC_SCL/SDA
22 ohm
& S7 T (LGE105) GPIO 175
+5V_Gen.
+3.3V_Nor Micom
4.7k ohm
4.7k ohm
(UPD78F0513AGA)
3.3k ohm
3.2k ohm
IC1002
EEPROM 22 ohm DDCA_CK
AT24C02BN8 RGB_DDC_SCL/S
DA 2 ohm
IC1105 DDCA_DA 33ohm
33 ohm
+5V_Gen.
22 ohm
22 ohm
4.7k ohm
4.7k ohm
EEPROM
EEPROM 22 ohm DDCDA_CK/DDCDC_CK
RGB_DDC_SCL/S (AT24C512BW)
AT24C02BN8 22 ohm DDCDA_DA/DDCDC_DA
DA IC1001
IC801/IC804

GPIO
GPIO Block(S7
Block(S7 &
& S7
S7 T)
T)
DSUB_DET
GPIO31 A_DIM
PWM0
PWM_DIM P403 or P402
PWM2
( POWER WAFER)
Error_DET
COMP1_DET GPIO 41
GPIO40
AV_CVBS_DET
GPIO17/PM11
SIDEAV_DET
GPIO151/TCON8
5V_HDMI_1
GPIO143/TCON0
5V_HDMI_4 S7(LGE101D)
GPIO147/TCON4
& S7 T (LGE105)
S7_RXD
UART_RX2 R2619 RS232C
S7_TXD (MAX3232CDR)
HP_DET UART_TX2 R2618
GPIO 8/PM2
USB_DM
USB_DM1
USB_DP JK1204
USB_DP1 (USB JACK)

GPIO
GPIO Block(S7
Block(S7 &
& S7
S7 T)
T)
Pin Number Pin Name Signal Name Pin Number Pin Name Signal Name
90 GPIO18/PM12/INT4 F10 .
41 UART_TX2/GPIO65 M23 S7_TXD 91 GPIO17/PM11/INT3 G12 AV_CVBS_DET
42 UART_RX2/GPIO64 N23 S7_RXD 92 PM_SPI_CS2/GPIO16/PM10 D8 DEM OD_RESET
93 GPIO15/PM9 F6 TUNER_RESET
43 DDCR_DA/GPIO71 M22 I2C_SDA 94 PM_SPI_WP2/GPIO14/PM8/INT2 F7 M ODEL_OPT_2
44 DDCR_CK/GPIO72 N22 I2C_SCL 95 PM_SPI_WP1/GPIO13/PM7 E9 FLASH_WP
96 PM_SPI_CS1/GPIO12/PM6 E8 SPI_CS
45 DDCA_DA/UART0_TX A5 RGB_DDC_SDA 97 GPIO11/PM5/PM_UART_RX/INT1 C5 M ODEL_OPT_1
46 DDCA_CK/UART0_RX B5 RGB_DDC_SCL 98 GPIO10/PM4 F9 M ODEL_OPT_6
99 GPIO9/PM3 G9 CONTROL_ATTEN
47 PWM0/GPIO66 K23 PWM 0 100 GPIO8/PM2 E11 HP_DET
48 PWM1/GPIO67 K22 PWM 1 101 GPIO7/PM1/PM_UART_TX D7 USB1_CTL
49 PWM2/GPIO68 G23 PWM 2 102 GPIO6/PM0/INT0 E7 USB1_OCD
50 PWM3/GPIO69 G22 SC_RE2
51 PWM4/GPIO70 G21 SC_RE1 103 GPIO51/UART1_TX F19 M _REM OTE_TX
104 GPIO50/UART1_RX F20 M _REM OTE_RX
52 SAR0/GPIO31 C6 DSUB_DET
53 SAR1/GPIO32 B6 M ODEL_OPT_ 105 GPIO42 G19 M ODEL_OPT_0
54 SAR2/GPIO33 C8 PCM _5V_CTL 106 GPIO41 G20 ERROR_OUT
55 SAR3/GPIO34 C7 RST_PHY 107 GPIO40 M20 SC1/ COM P1_DET
56 SAR4/GPIO35 A6 RST_HUB 108 GPIO39 L20 FRC_RESET
109 GPIO38 K20 ET_RXER
62 MPIF_CS_N D14 PIF_SPI_CS 110 GPIO37/UART3_TX L23 WIRELESS_DL_TX
63 MPIF_CLK D12 . 111 GPIO36/UART3_RX K21 WIRELESS_DL_RX
86 PM_SPI_DO/GPIO3 D10 SPI_SDO 112 GPIO151/TCON8 P21 SIDEAV_DET

87 PM_SPI_DI/GPIO2 E10 SPI_SDI 113 GPIO149/TCON6 L21 5V_DET_HDM I_3
88 GPIO0/PM_SPI_CZ D11 . 114 GPIO147/TCON4 L22 5V_DET_HDM I_4
89 PM_SPI_CK/GPIO1 D9 SPI_SCK 115 GPIO145/TCON2 M21 5V_DET_HDM I_2
116 GPIO143/TCON0 N21 5V_DET_HDM I_1

GPIO
GPIO Block(MICOM)
Block(MICOM)
INT_CTL
P7
1 P403 or P402
RL_ON
P140 ( POWER WAFER)
AMP_RESET_N
P73
AUDIO AMP
AMP_MUT
P74 E ( NTP3100L)
Micom
(UPD78F0513AGA)
NEC_RXD
RXD0
IC1002 TXD0 NEC_TXD
R2619 RS232C
(MAX3232CDR)
R2618
KEY1
ANI6
KEY2
ANI7
IR
INTP5

GPIO
GPIO Block(MICOM)
Block(MICOM)
Pin Number Pin Name Signal Name

1 P60/SCL0 NEC_SCL
2 P61/SDA0 NEC_SDA
3 P62/EXSCL0 NEC_EEPROM _SCL
4 P63 NEC_EEPROM _SDA
5 P33/TI51/TO51/INTP4 CEC_REM OTE_NEC
6 P75 POWER_ON/ OFF2_1
7 P74 AM P_M UTE
8 P73/KR3 M ODEL1_OPT_0
9 P72/KR2 SOC_RESET
10 P71/KR1 INV_CTL
11 P70/KR0 M ODEL1_OPT_1
12 P32/INTP3/OCD1B OCD1B,RF_RESET
13 P31/INTP2/OCD1A RF_ENABLE,OCD1A
14 P30/INTP1 POWER_DET
15 P17/TI50/TO50 LED_B/ LG_LOGO
16 P16/TOH1/INTP5 IR
17 P15/TOH0 LED_R/ BUZZ
18 P14/RXD6 NEC_ISP_Rx
19 P13/TXD6 NEC_ISP_Tx
20 P12/SO10 POWER_ON/ OFF2_2
21 P11/SL10/RXD0 NEC_RXD
22 P10/SCK10/TXD0 NEC_TXD
25 ANI7/P27 KEY1
26 ANI6/P26 KEY2
27 ANI5/P25 SIDE_HP_M UTE
28 ANI4/P24 OLP
29 ANI3/P23 POWER_ON/ OFF1
30 ANI2/P22 M ODEL1_OPT_2
31 ANI1/P21 M ODEL1_OPT_3
32 P20/ANI0 SCART1_M UTE
33 P130 WIRELESS_SW_CTRL
34 P01/TI010/TO00 EDID_WP
35 P00/TI000 OPC_EN
36 P140/PCL/INTP6 RL_ON
37 P120/INTP0/EXLVI KEY2
38 P41 WIRELESS_PWR_EN
39 P40 WIRELESS_DETECT
40 RESET M ICOM _RESET
43 FLMD0 FLM D0

LVDS
LVDS Output
Output Block(32”/37”)
Block(32”/37”)
Panel_Vcc(+12V
)
LVDS TXA0+/-
P801(30pin)
LVDS TXA1+/-
LVDS Wafer
LVDS TXA2+/- (HD, 60Hz)
LVDS TXAC+/- LGD(19”/22”)
LVDS TXA3+/-
S7(LGE101D)
LVDS
& S7 T (LGE105)
OUT Block

M+S
M+S Output
Output Block(42”/47”)
Block(42”/47”)
GCLK / VDD_EVEN_ODD/VST (33V level)
Vcom / GMA (gamma voltage)
Vgh_28V Vgh / Vdd / Vcc / Vgl / HVDD

Panel_Vcc(+12V
) T_con signal ( POL / SOE )
Vdd_16V MAX17113 Enable1 For
(4CH DCDC converter) VGL LVDS RXC0+/-
Vcc_3.3V Enable2 For VGH/VDD P701(30pin)
IC603 LVDS RXC1+/-
Vgl_-5V Mini LVDS Wafer
LVDS RXC2+/-
LVDS RXC3+/-
HVDD Enable2 For HVDD
TPS62110 LVDS RXC4+/-
(DCDC converter) Panel_Vcc(+12V
)
IC600 LVDS RXD0+/-
LVDS RXD1+/-
S7(LGE101D)
Mini LVDS
GCLK GCLK2/4 & S7 T (LGE105) LVDS RXB0+/-
OUT Block
VDD_EVEN_ODD MAX17119 VDD_EVEN/OD LVDS RXB1+/-
(Level shifter) D
VST (33V level) VST LVDS RXB2+/-
IC602
LVDS RXB3+/-
LVDS RXB4+/-
LVDS RXA0+/- P702(30pin)
LVDS RXA1+/- Mini LVDS Wafer

GMA
(Gamma Voltage) AMP_SCL T_con signal ( POL / SOE )
MAX9668
VCOM (P_GAMMA, Vcom) AMP_SDA
IC601 GCLK / VDD_EVEN_ODD/VST (33V level)
Vcom / GMA (gamma voltage)
Vgh / Vdd / Vcc / Vgl / HVDD

POWER
POWER Block
Block (+3.5V_ST)
(+3.5V_ST)
+3.5V_ST IC1002
P403 or P402 L404
+3.3V_ST UPD78F0513AGA
(#9~12), (#10,12)
(Micom)
IC1001
M24C16-WMN6T
(EEPROM)
IC403 +1.26V_VDDC
MP2212DN
(DCDC)3A IC100
Main SOC
S7(LGE101D)
IC407 +1.5V_DDR & S7 T(LGE105)
MP2212DN
(DCDC)3A
IC1, IC2
H5PS5162FFR-S6C
DDR2
IC1101
MAX3232CDR
(RS-232C)
IC408
NCP803SN293 Power_DET
(RESET IC)

POWER
POWER Block
Block (+24V
(+24V &
& 12V)
12V)
+24V IC408
P403 or P402
+24V L407 NCP803SN293 Power_DET
(#2,4,3), (#1,2)
(RESET IC)
IC409
NCP803SN293
(RESET IC)
IC501
NTP-7000
+12V/+15V IC401 +5V_USB IC1450

P403 L402 P1450
+12V MP8706EN AP2191SG-13
(#17,19,21) USB JACK
(DCDC)3A (OPC)
IC405 +3.3V_Normal
AOZ1073AIL
(DCDC)3A
IC409 +5V_Normal
AOZ1072AIL
(DCDC)2A
Q409 PANEL_VCC
AO3407A P703
(FET)
IC408
Power_DET
NCP803SN293

POWER
POWER Block
Block (+3.3V_Normal)
(+3.3V_Normal)
+3.3V_Nor IC405 +3.3V_Normal IC104

mal AOZ1073AIL L424 AT24C512BW
(DCDC)3A EEPROM
IC103
CAT24WC08W
HDCP EEPROM
IC102
NAND01GW3A2CN6E
Flash
IC1401
MX25L3205DM2I
Serial Flash
IC1104
NL17SZ00DFT2G
SPDIF
IC501
NTP7000
AMP
IC404 +1.8V_AMP
IC600
AZ1117H-1.8TRE1
NTP-3100L
LDO
+3.3V_TU TU6600
L5003 TDVJ-H001F
Tuner
IC402 +2.5V_Normal
AZ2940D-2.5TRE1 IC100
LDO Main SOC
S7(LGE101D)
& S7 T(LGE105)

POWER
POWER Block
Block (+5V_Normal)
(+5V_Normal)
+5V_Norm IC409 +5V_Normal IC801~804

al AOZ1073AIL L422 AT24C02BN For HDMI
(DCDC)3A EDID EEPROM
IC1105
AT24C02BN For RGB PC
EDID EEPROM
+5V_TU TU6600
L5002 TDVJ-H001F
Tuner


LCD TV: Service Manual

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

LCD TV: Service Manual

Uploaded by

Copyright:

Available Formats

Internal Use Only

North/Latin America http://aic.lgservice.com

MODEL : 42LD420 42LD420-UA

P/NO : MFL63260808 (1005-REV00) Printed in Korea

SAFETY PRECAUTIONS ......................................................................... 3

ADJUSTMENT INSTRUCTION .............................................................. 10

EXPLODED VIEW .................................................................................. 16

SVC. SHEET ...............................................................................................

IMPORTANT SAFETY NOTICE

General Guidance Leakage Current Hot Check (See below Figure)

always perform an AC leakage current check on the exposed

1. Application range 3. Test method

No. Item Min Typ Max Unit Remarks

6 Color Temperature Cool Typ. 0.269 Typ. The W/B Tolerance is

7. RGB Input (PC)

In case of keeping module is in the circumstance of Enter adj. mode aa 00 00 a 00 OK00x

3. Adjustment items ad 00 21 000000070000000000000000007c00830077x

3.1 Board Level Adjustment Confirm adj. ad 00 99 NG 03 00x (Fail)

•Adjust 480i Comp1(ADC) NG 03 01x (Fail)

Above adjustment items can be also performed in Final OK 03 03x (Success)

•Caution) When EDID Download, must remove RGB/HDMI

(4) EDID DATA

• ADC 480i/1080p Comp1, RGB

• Color Analyzer Matrix should be calibrated using CS-1000

(3) Equipment connection MAP

Pat t ern Generat o r

* If TV internal pattern is used, not needed

Connection Diagram of Automatic Adjustment

(4) Adj. Command (Protocol)

wb 00 00 Begin White Balance adj.

wb 00 ff End White Balance adj.(Internal pattern disappeared)

Ex) wb 00 00 -> Begin white balance auto-adj.

* W/B Adj. must begin as start command “wb 00 00” , and

• Manual adj. method

- If internal pattern is not available, use RF input. In EZ

5.7. Ship-out mode check (In-stop)

(4) Updating is staring.

(5) Updating Completed, The TV will restart automatically

* After downloading, have to adjust TOOL OPTION again.

NC_1 NC_29 LGE107D (S7M Divx_Non RM)

ALE I/O3 PCM_A[3] AUD_MASTER_CLK

E 22 27 /PCM_REG PCM_REG_N PM_SPI_WP1/GPIO13/PM7 /FLASH_WP

HDCP EEPROM +3.3V_Normal

4.7K 0.1uF AF2

2 R127 4.7K AF3

R129 22 I2C_SDA NC_49 RLV0N/LHSYNC

8pF 8pF AD6

OPT OPT AF12

AB16 AB16 AB16

Y16 Y16 Y16

Y11 AA16 Y11 AA16 Y11 AA16

Y10 Y10 Y10

AB15 AB15 AB15

THE SYMBOL MARK OF THIS SCHEMETIC DIAGRAM INCORPORATES

VDD33_T/VDDP/U3_VD33_2:47mA VDDC_2 GND_2

BLM18PG121SN1D H14 H18

R229 68 C205 0.047uF L3 P5 C4060 2.2uF L212 L219 T12

SOGIN0 LINE_IN_5L FRC_AVDD_RSDS_1 GND_70

COMP2_Pr+ RIN2P AUCOM L202 GND_85

TU_CVBS CVBS0P AVDD_DDR1_D_3 GND_94

R245 33 C226 0.047uF N6 AVDD_DDR_FRC MVREF G17 W9

R246 33 C227 0.047uF L4 E21

AV_CVBS_IN CVBS2P ET_RXD0 EPHY_RXD0 AVDD_DDR1_C GND_96

R620-1 R621-1 R637-1 R620-2 R621-2 R637-2 R620-3 R621-3 R637-*3

R622-1 R643-1 R622-2 R643-2 R622-3 R643-3

R620-4 R621-4 R637-4 R620-5 R621-5 R637-5 R620-6 R621-6 R637-*6

R622-4 R643-4 R622-9 R643-5 R622-6 R643-6

R640 OPEN R635-5 R640 OPEN R609-5 R640 OPEN