Professional Documents
Culture Documents
Estabilizador Voltage Chopper
Estabilizador Voltage Chopper
Estabilizador Voltage Chopper
0 대한민국
Disclaimer
Master’s Thesis
Taejun Jeon (전 태 준)
Division of Electrical and Computer Engineering
Pohang University of Science & Technology
2011
교류 쵸퍼를 가진 직렬전압보상을
기반으로 한 자동전압조절기
Pohang, Korea
Approved by
Bong-Hwan Kwon
Academic Advisor
Automatic Voltage Regulator based on Series
Voltage Compensation with AC Chopper
Taejun Jeon
POSTECH.
06/08/2011
ABSTRACT
This paper proposes an automatic voltage regulator (AVR) based on
conversion without energy storage elements, so the size and cost of the AVR
are reduced. The ac chopper compensates for only the required voltage, so the
switches have reduced ratings and stresses. Using bypass switches, the
proposed AVR can compensate not only for the voltage sag but also the
voltage swell of the input voltage. Experimental results verify that the
proposed AVR quickly compensates for the voltage sag and swell of the input
voltage.
I
Contents
I. Introduction…………….……………………………………… 1
V. Conclusion……..…………………………………..…….......... 37
References……………………………………………………….... 38
II
List of Figure Captions
III
I. Introduction
An automatic voltage regulator (AVR), also known as a line conditioner, is
in the use of sensitive equipment, voltage sag and swell have been identified
today.
solving power quality problems, especially voltage sag and swell, have been
proposed. A dynamic voltage restorer (DVR) with a dc-link capacitor has been
reported to protect sensitive loads from voltage sag and swell [2]–[5]. The
model block diagram of the DVR with a dc-link capacitor is shown in Fig. 1.1.
However, the power converter stage in the DVR provides indirect ac-ac power
energy storage element is problematic due to its size and maintenance [3]. To
1
direct ac-ac power conversion. The model block diagram of the AVR based on
output voltage compensation. The input voltage is chopped into segments, and
the output voltage is decided by controlling the duty ratio. However, most
causes high voltage spikes and it limits the power rating. The commutation of
current paths are changed. This alternate current path is implemented using
AVRs for this ac chopper have been proposed [13], [14]. However, these
AVRs can only compensate for voltage sag, not for voltage swell. Thus, AVRs
proposed [15]–[19]. These AVRs can compensate for both voltage sag and
swell. However, these AVRs handle 100% of the system power capability.
Thus, these AVRs have higher voltage and current stresses of the switches
2
compared with the AVRs with a series transformer for compensation.
Several converter topologies are proposed in [20]. These topologies are made
only the required voltage, so the switches have reduced ratings and stresses.
Using bypass switches, the proposed AVR can compensate not only for the
voltage sag but also for the voltage swell of the input voltage. Experimental
results verify that the proposed AVR quickly compensates for the voltage sag
3
Load
vi vo
Fig. 1.1. Model block diagram of the DVR with a dc-link capacitor.
Load
vi vo
PWM ac
chopper
duty
Fig. 1.2. Model block diagram of the AVR based on series voltage
compensation.
4
II. Operation Principles of the Proposed AVR
The electric circuit of the proposed AVR is shown in Fig. 2.1. The
which is used for compensation. S1, S2, S3, and S4 are switches of the AVR. T
output voltage vo. N1 is the number of primary winding turns and N2 is the
has a center tap. The filter capacitor voltage vc is transformed into vco through
system uses PWM controller to generate and modulate the PWM signals, and
The electric circuit of the ac chopper used in the proposed AVR is shown in
Fig. 2.2 [8]. This ac chopper consists of four switches, an inductor, and
capacitors. The output voltage can be controlled by the duty ratio of the
chopping pulse. The low-pass filter is used to filter the harmonic components
5
the energy stored in the inductance, dc snubbers Cb are added directly to
smoothing inductor or a smoothing capacitor. Thus, the size and cost of the
AVR are reduced. The ac chopper compensates for only the required voltage,
so the switches have reduced ratings and stresses compared with AVRs that
In Fig. 2.1, Sb1 and Sb2 are used as bypass switches, which are triacs or
If short circuits appear in the AVR, a large current is generated in the primary
of the compensation transformer, thus affecting the operation of the AVR. This
large current flows through the chopper and can destroy the chopper because
an open circuit. As a result, the AVR can suffer severe damages. For these
reasons, bypass switches must be provided. When a short circuit occurs, the
the transformer. Thus, the short-circuit current circulates through the bypass
switches.
6
ii io
vi vo
vco
N2
T
vL
N1 N1
S1 L iL Sb1
Cb ic
S3
7
vr C vc
Sb2
Cb
S2 S4
S1 L iL
Cb ic
S3
vi vr vc RL
C
Cb
S2 S4
Fig. 2.2. Electric circuit of the PWM ac chopper used in the proposed AVR
Using the bypass switches, the proposed AVR can compensate not only for
the sag but also for the swell of the input voltage. When the sag is detected,
the AVR operates under the voltage-sag condition. The equivalent circuits in
each condition are shown in Fig. 2.3. In Fig. 2.3, the bold lines denote
possible current passes and Zo is the load impedance. Under the voltage-sag
condition, Sb1 is turned on and Sb2 is turned off, as shown in Fig. 2.3(a). At this
time, the compensation voltage vco is in phase with the input voltage. Then, vco
is added to the input voltage, so the AVR can compensate for the voltage sag.
When the swell is detected, the AVR operates under the voltage-swell
condition. Under the voltage-swell condition, Sb1 is turned off and Sb2 is
turned on, as shown in Fig.2.3(b). At this time, the compensation voltage vco
becomes a reversed phase of the input voltage. Then, vco is subtracted from the
8
input voltage, so the AVR can compensate for the voltage swell.
vi vco Zo vo
N2
T
N1 N1
Sb1
PWM AC
Chopper Sb2
(a)
vi vco Zo vo
N2
T
N1 N1
Sb1
PWM AC
Chopper Sb2
(b)
Fig. 2.3. Equivalent circuit of the proposed AVR (a) under the voltage-sag
9
2.2. Operation Modes of the Proposed AVR
The output voltage is controlled by changing the duty ratio of the drive
signals. The switching patterns are decided by the polarity of the input voltage
in the AVR. The drive signals of the switches are shown in Fig. 2.4. td is the
dead time for the safe commutation, Ts is the switching period, and D is the
duty ratio of S1 and S2. The switching patterns of the drive signals are shown
in Table 2.1. During the positive semicycle of the input voltage, switches S2
and S4 are set to conduct, and switches S1 and S3 are driven by PWM. During
the negative semicycle of the input voltage, switches S1 and S3 are set to
conduct, and switches S2 and S4 are driven by PWM. If all switches are on, a
short circuit occurs and if all switches are off, voltage spikes damage the
switches in the AVR. Thus, a switching cycle has a dead time to avoid current
spikes of the switches. At the same time, the switching cycle establishes a
current path for the inductor to avoid voltage spikes for safe commutation.
Two switches are set to conduct and two switches are driven by PWM during
the half period of the input voltage. So, the switching loss is reduced
compared with AVRs that have four switches driven by PWM. The operation
waveforms of the proposed AVR are shown in Fig. 2.5, which shows the input
compensation voltage, and output voltage. Under the voltage sag condition,
10
vco is in phase with the input voltage, as shown in Fig. 2.5(a). Under the
voltage swell condition, vco becomes a reversed phase of the input voltage, as
shown in Fig. 2.5(b). The proposed AVR has four operation modes during a
operation modes under the voltage-sag condition are shown in Fig. 2.6. In Fig.
2.6, the bold lines denote possible current passes. Sb1 is turned on and Sb2 is
Mode 1 [t0, t1]: This mode is defined when switches S1 and S2 are turned on,
as shown in Fig. 2.4. The inductor current iL conducts through S1 and the
diode across S2 for iL > 0, as shown in Fig. 2.6(a). The inductor current iL
conducts though S2 and the diode across S1 for iL < 0, as shown in Fig. 2.6(b).
So, iL conducts through the input and output side, providing energy to the
vL (t ) vi (t ) vc (t ). (2-1)
Because the vi is higher than the vc, the current passing through the inductor is
11
S1 S1
0 0
t t
DTs td
S2 S2
0 0
t DTs t
td
S3 S3
0 0
t t
(1-D)Ts td
S4 td S4 (1-D)Ts
0 0
t t
t0 t1 t2 t3 t4 t0 t1 t2 t3 t4
Mode 1 2 3 4
Mode 1 2 3 4
Ts Ts
(a) (b)
Fig. 2.4. Drive signals of the switches (a) in the case of vi > 0. (b) in
the case of vi < 0.
12
Table 2.1. Switching Patterns of the Drive signals
Switches
State Mode
S1 S2 S3 S4
Mode 1 on on off on
Mode 2 off on off on
vi > 0
Mode 3 off on on on
Mode 4 off on off on
Mode 1 on on on off
Mode 2 on off on off
vi < 0
Mode 3 on off on on
Mode 4 on off on off
13
vi
t
S1
t
S2
t
S3
t
S4
t
vr
t
vco
t
vo
t
(a)
14
vi
t
S1
t
S2
t
S3
t
S4
t
vr
t
vco
t
vo
t
(b)
Fig. 2.5. Operation waveforms of the proposed AVR (a) under the
voltage-sag condition. (b) under the voltage-swell condition.
15
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(a)
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(b)
16
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(c)
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(d)
17
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(e)
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(f)
18
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(g)
vi Zo
N2
T
L
N1 N1
S1 Sb1
Cb
S3
C
Sb2
Cb S4
S2
(h)
Fig. 2.6. Operation modes of the proposed AVR under the voltage-sag
condition. (a) Mode 1 for iL > 0. (b) Mode 1 for iL < 0. (c) Mode 2 for vi > 0
and iL > 0. (d) Mode 2 for vi > 0 and iL < 0. (e) Mode 2 for vi < 0 and iL < 0.
(f) Mode 2 for vi < 0 and iL > 0. (g) Mode 3 for iL > 0. (h) Mode 3 for
iL < 0.
19
Mode 2 [t1, t2]: This mode is defined as the dead time of the switches and is
important for safe commutation, as shown in Fig. 2.4. When vi > 0, this
mode is defined as the dead time of the switches S1 and S3, as shown in Fig.
2.4(a). The switches S2 and S4 are turned on for safe commutation. If iL > 0, iL
is bypassed through the output side using S4 and the diode across S3, as shown
in Fig. 2.6(c). If iL < 0, iL is bypassed through the output side using S2 and the
diode across S1, as shown in Fig. 2.6(d). When vi < 0, this mode is defined as
the dead time of the switches S2 and S4, as shown in Fig. 2.4(b). The switches
the output side using S3 and the diode across S4, as shown in Fig. 2.6(e). If
iL < 0, iL is bypassed through the output side using S1 and the diode across S2,
as shown in Fig. 2.6(f). Thus, a current path for the inductor current always
Mode 3 [t2, t3]: This mode is defined when switches S3 and S4 are turned on,
current iL conducts through S4 and the diode across S3 for iL > 0, as shown in
Fig. 2.6(g). The inductor current iL conducts through S3 and the diode across
S4 for iL < 0, as shown in Fig. 2.6(h). So, iL freewheels through S3 and S4. In
20
vL (t ) vc (t ). (2-2)
Thus, the current passing through the inductor is decreased and the energy
In these switching patterns, the short circuit is not generated by the dead
time. Besides, the current path for the inductor current always exists whatever
switching patterns.
Under the voltage-swell condition, the operation modes are similar to the
voltage-sag condition except that the bypass switch Sb1 is turned off and Sb2 is
21
III. Theoretical Analysis
io
vi vco vo Zo
N2
T
vL iL N1
L ic
vr C vc
(a)
io
vi vco vo Zo
N2
T
vL iL N1
L ic
vr C vc
(b)
Fig. 3.1. Equivalent circuit of the proposed AVR for steady-state analysis (a)
under the voltage-sag condition. (b) under the voltage-swell condition.
For the analysis, Fig. 3.1 shows a circuit that is equivalent to the proposed
22
AVR. A dead time is neglected for the analysis. It is assumed that the
where ω = 2πf is the angular line frequency. From (3-1), the following
2 LC 1. (3-2)
These conditions are satisfied in the practical filter design. The chopper
vr (t ) Dvi (t ). (3-3)
follows:
vL (t ) Dvi (t ) vc (t ) (3-4)
ic (t ) iL (t ) nio (t ) (3-5)
where n is the transformer turns ratio N2/N1. Under the voltage-sag condition,
23
d2 d
nLC 2
(vo vi )(t ) n 2 L io (t )
dt dt (3-8)
nD 1 vi (t ) nvo (t ).
Vo (s) s 2 LC 1 nD
. (3-9)
Vi (s) s 2 LC 1 sn 2 L / Z o
Vo 1 2 LC nD
. (3-10)
Vi
1 LC n L / Z
2 2 2 2
o
Using (3-2), the ideal overall voltage gain under the voltage-sag condition is
simplified as
Vo
1 nD. (3-12)
Vi
obtained as
Vo 1 2 LC nD
. (3-13)
Vi
1 LC n L / Z
2 2 2 2
o
24
Vo nD
1 . (3-14)
Vi 1 2 LC
Using (3-2), the ideal overall voltage gain under the voltage-swell condition
is simplified as
Vo
1 nD. (3-15)
Vi
L
iL ip
vr vc
C RL
For the analysis, equivalent circuit of the ac chopper is shown in Fig. 3.2.
where Vi is the rms value of the input voltage. When a switching function S(t)
25
with and duty ratio D, The switching function S(t), defined by the Fourier
series, expressed as
2sin(hD )
S (t ) D cos(hs t ) (3-17)
h 1 h
where ωs is the angular switching frequency. Using (3-16) and (3-17), vr(t)
is expressed as
vr (t ) S (t )vi (t )
2 DVi cos(t ) .
(3-18)
2Vi sin(hD )
cos[(hs )t ].
h 1 h
The first term in the right-hand side of (3-18) is the fundamental component
and the second term is the harmonic component distributing around the
can be expressed as
The output filter of the ac chopper reduces the harmonic component in the
output voltage from vr. From the equivalent circuit of the ac chopper shown in
26
RL
Vcf Vrf . (3-21)
RL 2 (1 2 LC )2 2 L2
Because the switching frequency is much higher than the line frequency, ωs ≫
follows:
hs hs
(hs ) L hs L
(3-23)
1 1
C C.
hs hs
expressed as
2 RLVrk
Vck . (3-24)
RL 2 (1 h2s 2 LC )2 h 2s 2 L2
2Vi sin(hD )
Vck . (3-25)
h3s 2 LC
where
27
100 2
sin 2 (hD )
A1
D
h 1 h6
. (3-27)
expressed as
1 2C 2 RL 2
I Lf Vrf . (3-28)
RL 2 (1 2 LC )2 2 L2
expressed as
2Vi sin(hD )
I Lk . (3-31)
h 2s L
where
28
100 2
sin 2 ( hD )
A2
D
h 1 h4
. (3-33)
the harmonic components of iL and vc. The filter parameters can be designed
The turns ratio of the transformer depends on the largest variation range of
the input voltage. The required turns ratio is based on the percentage of the
29
as
v
Pco 100 1 i ,min (3-36)
vnom
where vi,min and vnom are the minimum allowable input voltage and nominal
line voltage, respectively. The design equation of the turns ratio is expressed
as
N 2 100 Pco
n . (3-37)
N1 Pco
the switching frequency, ripple current, and duty ratio. The ripple of the
Thus, the capacitor can be determined by the switching frequency, the ripple
30
IV. Experimental Results
circuit was implemented, as shown in Fig. 4.1. The rating of the proposed
AVR was designed for 3 kVA, and the experiments were done using 3 kVA
frequency was determined as 15 kHz and the dead time was 2 μs. The load
was a purely resistive load. Other parameters of the AVR used for the
f = 60 Hz
L = 300 μH
C = 15 μF
Cb = 2.2 μF
n = 1.
The experimental waveforms of the input voltage vi and the input current ii
are shown in Fig. 4.2(a). The input voltage and current are known to be nearly
sine waves. The output voltage vo and output current io are shown in Fig.
4.2(b). The output voltage and current are close to sinusoidal and the output
31
voltage is regulated with 220 V. The chopper modulated voltage vr and the
The experimental waveforms of the input voltage vi, drive signal of the
switch S1, and drive signal of the switch S2 are shown in Fig. 4.3(a). The input
voltage vi, drive signal of the switch S3 and S4 are shown in Fig. 4.3(b). Note
that, during the positive semicycle of the input voltage, switches S2 and S4 are
duty ratio. On the other hand, during the negative semicycle of the input
voltage, switches S1 and S3 are set to conduct, and switches S2 and S4 are
When the input voltage has 25 % sag, the input voltage and the output
voltage waveforms are shown in Fig. 4.4(a). The output voltage becomes the
desired 220 V within a half cycle by the proposed AVR. When the input
voltage has 25 % swell, the input voltage and the output voltage waveforms
are shown in Fig. 4.4(b). The output voltage becomes the desired 220 V
within a half cycle. Thus, the proposed AVR quickly compensates for the
32
Transformer
ac chopper
Bypass switches
Output
Input
vi
[250V/div.]
ii
[20A/div.]
time [2ms/div.]
(a)
33
vo
vo
[250V/div.]
io
io
[20A/div.]
time [2ms/div.]
(b)
vr
[250V/div.]
iL
[5A/div.]
time [2ms/div.]
(c)
Fig. 4.2. Experimental waveforms of the proposed AVR. (a) vi and ii.
(b) vo and io. (c) vr and iL
34
vi
[250V/div.]
S1
[20V/div.]
S2
[20V/div.]
time[2ms/div.]
(a)
vi
[250V/div.]
S3
[20V/div.]
S4
[20V/div.]
time[2ms/div.]
(b)
Fig. 4.3. Experimental waveforms of the input voltage and drive signals.
(a) vi, drive signals of the switches S1 and S2. (b) vi, drive signals of the
switches S3 and S4.
35
vi
[250V/div.]
vo
[200V/div.]
time [20ms/div.]
(a)
vi
[250V/div.]
vo
[200V/div.]
time [20ms/div.]
(b)
Fig. 4.4. Experimental waveforms of vo and vi (a) having 25% voltage sag.
(b) having 25% voltage swell.
36
V. CONCLUSION
proposed and analyzed. The proposed AVR includes a PWM ac chopper and a
ac-ac power conversion without energy storage elements, so the size and cost
of the AVR are reduced. The ac chopper compensates for only the required
voltage, so the switches have reduced ratings and stresses. In the switching
patterns, the short circuit is not generated by the dead time. Besides, the
current path for the inductor current always exists whatever the current
Using the bypass switches, the proposed AVR can compensate not only for the
voltage sag but also for the voltage swell of the input voltage. Experimental
results have verified that the proposed AVR quickly compensates for the sag
37
REFERENCES
[1] V. B. Bhavaraju and P. Enjeti, “A fast active power filter to correct line
voltage sags,” IEEE Trans. Ind. Electron., vol. 41, pp. 333–338, June
1994.
energystorage element,” IEEE Trans. Ind. Appl., vol. 44, no. 3, pp. 817–
2011
38
[6] D. Vincenti, H. Jin, and P. D. Ziogas, “Design and implementation of a
pp. 307–313.
July 1996.
39
[13] B. D. Min and B. H. Kwon, “Novel PWM line conditioner with fast
output voltage control,” Proc. Inst. Elect. Eng.—Elect. Power Appl., vol.
[15] B.-H. Kwon, J.-H. Youm, and J.-H. Choi, “Automatic voltage regulator
with fast dynamic speed,” Proc. Inst. Elect. Eng., vol. 146, no. 2, pp.
201–207, 1999.
IEE Proc. Electric Power Appl., vol.151, no.1, pp. 91- 97, 9 Jan. 2004.
voltage regulator,” IEEE Trans. Ind. Electron., vol. 58, no. 2, pp.567-575,
Feb. 2011.
40
[19] S. Subramanian and M. K. Mishra, "Interphase AC–AC Topology for
2011
41
Acknowledgements
감사의 글
Education
Experience
Korea.