Professional Documents
Culture Documents
Ba 1989 0221.ch001
Ba 1989 0221.ch001
Microelectronics Processing
See https://pubs.acs.org/sharingguidelines for options on how to legitimately share published articles.
94720-9989
Department of Chemical Engineering and Materials Science, University of
2
0065-2393/89/0221-0001$09.25/0
© 1989 American Chemical Society
10 ,
7
Ύ
)
\J- I I I LxJ I I I l_
1960 1970 1980 1990 2000 2010
Year
Figure 3. Components per silicon chip versus calendar year. Segments A and
Β are history; segments COG and CEF are projections based upon 0.5- and
0.25-μm minimum feature sizes, respectively. (Reproduced with permission
from reference 4. Copyright 1984 IEEE.)
Smallest Bacteria Ô
0.11
I960 1970 1980 1990
YEAR
S i N are d e p o s i t e d as a m o r p h o u s films.
3 4
Zinc blende
Figure 6. Top, diamond lattice (Si); bottom, zinc blende lattice (GaAs). (Re-
produced with permission from reference 8. Copyright 1985 Wiley.)
large a m o u n t of e n e r g y is r e q u i r e d to break a b o n d a n d p r o m o t e an e l e c t r o n
to the c o n d u c t i o n b a n d , that is, the b a n d gap is large ( £ > 5 eV). T h u s ,
g
CRYSTAL MOMENTUM ρ
(α) (b)
Figure 7. Energy band structures of Si (a) and GaAs (h). Open circles denote
holes in the valence bands, and closed circles denote electrons in the conduction
bands. Crystal direction is indicated by the bracketed Miller indices. (Repro
duced with permission from reference 8. Copyright 1985 Wiley.)
an e l e c t r o n , F ( £ ) , that is,
η = Ρ* N (E)F(E)dE
e (1)
JEch
F ( £ )
1 + exp[(E - E )/kT]
F
( 2 )
i n w h i c h Γ is t e m p e r a t u r e , k is the B o l t z m a n n constant, a n d Ε is e l e c t r o n
energy. E is the F e r m i l e v e l , w h i c h is the energy at w h i c h the p r o b a b i l i t y
F
N (E)
e = V2|£ - £ |g (3)
IT
η = 2(^¥ë *-W E kT
(4)
i n w h i c h E is t h e energy o f t h e c o n d u c t i o n b a n d m i n i m u m .
c
valence b a n d m a x i m u m .
F o r a n i n t r i n s i c (undoped) semiconductor, t h e n u m b e r o f holes i n the
valence b a n d equals t h e n u m b e r of electrons i n the c o n d u c t i o n b a n d , because
the o n l y free carriers available arise from t h e p r o m o t i o n o f electrons from
n = η = ρ
{ (6)
temperature:
£ , = ±E
F g + |fcrln^ (7)
2 4 m n
np = n* (8)
(m m f e-^
n p
A /2kT
(9)
electrons p e r c m . 3
η = ηΌ
(10)
(H)
(12)
b a n d may be expressed as
(13)
equation 14
/ = I n + Z = (ηημ
p η + ηρμ )Ε ρ (14)
^ = -V-I a + G -R B B (15)
dt q
i n = qp nEn 4- qD Vn n (16)
^ = - V - N A + R A (15a)
dt
16a
dx
N A = x (N A A + N ) - B cD A B -^ (16a)
dz
B , c is t h e total m o l a r c o n c e n t r a t i o n , D is t h e b i n a r y m o l a r difiusivity, a n d
A B
| U - I v . I ( + G , - R F
(17
>
I p = ημ Ε ρΡ - qD Vp
p (18)
i n w h i c h D is t h e hole diffusivity.
p
(20)
I = h(e" vlkT
- 1) (21)
a) E
F
V.
Drift
m
\ > « Diffusion
b)
1 P /Ç/j η
mm.
y/M
Diffusion
Drift
d)
U n d e r n o r m a l o p e r a t i o n , the e m i t t e r - b a s e j u n c t i o n is forward b i a s e d ,
whereas the c o l l e c t o r - b a s e j u n c t i o n is reverse biased ( F i g u r e 11). T h e v o l t
age across the e m i t t e r - b a s e j u n c t i o n is v a r i e d b y an i n p u t signal. Because
the d o n o r c o n c e n t r a t i o n i n the e m i t t e r is h i g h e r t h a n the acceptor c o n c e n
tration i n the e m i t t e r , the c u r r e n t t h r o u g h the j u n c t i o n is p r i m a r i l y d u e to
electrons i n j e c t e d i n t o the base. T h e base w i d t h is s m a l l e r t h a n the m e a n
>>
E>
Φ
c
UJ
c
e
φ
UJ
Figure 11. Energy diagram for an n-p-n transistor with standard operating
bias voltages.
p-TYPE SUBSTRATE
(α) (b) Λ
(c)
Figure 13. Energy band diagrams and charge distributions of an ideal MOS
capacitor using p-type Si: (a) accumulation, (b) depletion, and (c) inversion.
Ei denotes the intrinsic Fermi level. (Reproduced with permission from ref
erence 8. Copyright 1985 Wiley.)
Unit Operations
A l t h o u g h m o r e than 100 i n d i v i d u a l process steps are used i n the manufacture
of e v e n s i m p l e i n t e g r a t e d c i r c u i t s , t h e fabrication sequence invokes m a n y
of t h e same operations n u m e r o u s times. A list of " u n i t operations" that
compose t h e technological arsenal for the fabrication of solid-state materials
and devices can b e made. C l e a r l y , these u n i t operations are d i s t i n c t l y dif
ferent from those associated w i t h t r a d i t i o n a l c h e m i c a l manufacture. N e v e r
theless, the purpose of d e f i n i n g such a list is the same: to establish t h e
necessary c h e m i c a l a n d p h y s i c a l operations so that a c o m p l i c a t e d process
may b e d e s i g n e d a n d c a r r i e d o u t f r o m i n d i v i d u a l , m o r e easily c o n t r o l l e d
n-CHANNEL
ENHANCEMENT
(NORMALLY
OFF)
n-CHANNEL
DEPLETION
(NORMALLY
ON)
n-CHANNEL
p-CHANNEL
ENHANCEMENT r q -
(NORMALLY
OFF)
p-CHANNEL
DEPLETION
(NORMALLY
ON) η Ρ*
p-CHANNEL
Figure 14. Schematics of MOS transistors. l denotes the drain current. (Re
D
a n d b e t t e r u n d e r s t o o d steps c o m m o n to a l l m a n u f a c t u r i n g sequences. F o r
instance, t h e fabrication o f solid-state devices can b e d e s c r i b e d b y various
c o m b i n a t i o n s o f the operations g i v e n i n L i s t I.
atmosphere).
L i t h o g r a p h y is t h e process o f generating a stencil o r p a t t e r n i n a r a d i a
tion-sensitive m a t e r i a l . T h e s t e n c i l subsequently serves as a mask to p e r m i t
accomplished by lithography.
T h e l i t h o g r a p h i c p r o c e d u r e involves coating the wafer w i t h a r a d i a t i o n -
sensitive m a t e r i a l (usually a p o l y m e r ) c a l l e d a resist. S e l e c t e d areas are t h e n
exposed to r a d i a t i o n ( U V photons, electrons, o r X-rays). W h e n U V r a d i a t i o n
is u s e d , this selective exposure is a c h i e v e d b y a c h r o m i u m - o n - g l a s s p h o t o -
mask ( F i g u r e 15b). F o r positive resists, the radiation renders the exposed
regions m o r e soluble i n a d e v e l o p e r solution than the unexposed areas ( F i g -
u r e 15c). T h u s , differential s o l u b i l i t y p e r m i t s the formation of a resist s t e n c i l
or mask so that e t c h i n g of the film b e n e a t h occurs o n l y i n regions w h e r e
UV Light
Figure 15. Simplified process sequence for the fabrication of an NMOS tran-
sistor: (a) substrate preparation, (b) selective exposure of substrate, (c) mask
formation by differential solubility, (d) etching, (e) stripping of resist, (f) dop-
ing, (g) reoxidation of silicon surface, (h) formation of gate oxide, and (i) metal
deposition and patterning. Abbreviations are defined as follows: p-Si, p-type
silicon; PR, photoresist; S, source; G, gate; and D, drain.
d o p i n g . A l t e r n a t i v e l y , because i o n i m p l a n t a t i o n is a l o w - t e m p e r a t u r e process
relative to p r e d e p o s i t i o n , p o l y m e r resist layers can serve as i m p l a n t a t i o n
masks.
T h e next step i n the fabrication of the η-channel transistor involves the
formation of the t h i n (10-50-nm) gate oxide b e t w e e n the source a n d d r a i n
regions. F i r s t , the S i 0 , resist, or b o t h r e m a i n i n g from the p r e v i o u s step
2
n l concentration of i m p u r i t y
n p concentration of holes
N A molar flux of species A
N B m o l a r flux of species Β
N e density of electronic states
Νι total concentration of i m p u r i t y
q electronic charge
R A rate of reaction
R n r e c o m b i n a t i o n rate of electrons
R p r e c o m b i n a t i o n rate of holes
t time
Γ temperature
v n drift velocity of electrons
up drift velocity of holes
V potential
V h built-in potential
V F f o r w a r d voltage
VR reverse voltage
χ λ m o l e fraction of species A
Xj thickness of i n v e r s i o n layer
ζ spatial coordinate
ε electric field
€ 0 d i e l e c t r i c p e r m i t t i v i t y of v a c u u m
€ s d i e l e c t r i c p e r m i t t i v i t y of solid
μ η electron mobility
μρ hole m o b i l i t y
ν frequency
σ conductivity
τ carrier lifetime
Acknowledgment
W e thank G . B . L a r r a b e e of Texas Instruments for the use of F i g u r e s 1, 2,
a n d 5.
References
7. Sze, S. M . Physics of Semiconductors and Devices; Wiley: New York, 1981; 2nd.
ed.
8. Sze, S. M . Semiconductor Devices—Physics and Technology; Wiley: New York,
1985.
9. Grove, A. S. Physics and Technology of Semiconductor Devices; Wiley: New
York, 1967.
10. Pankove, J. I., Ed. Semiconductors and Semimetals, Vol. 21, Academic: New
York, 1984.
11. Bird, R. B.; Stewart, W. E . ; Lightfoot, Ν. E . Transport Phenomena; Wiley:
New York, 1960.
12. Shur, M . Physics of Semiconductor Devices; Prentice Hall: Englewood Cliffs,
NJ, 1988.
13. Hillenenius, S. J.; VLSI Process Integration in VLSI Technology; Sze, S. M . ,
Ed.; McGraw-Hill: New York, 1988; 2nd ed.
14. Bonora, A. C. In Semiconductor Silicon 1977; Huff, H. R.; Sirtl, E . , Eds.;
Electrochemical Society: Pennington, NJ, 1977; p 154.
15. Feng-Wei, L . ; Guo-Chen, C.; Guang-Yui In Semiconductor Silicon 1986, Huff,
Η. H . ; Abe, T.; Kolbersen, B., Eds.; Electrochemical Society: Pennington, NJ,
1986; p 183.
16. Schnegg, Α.; Grundner, M . ; Jacob, H . In Semiconductor Silicon 1986, Huff, H .
H.; Abe, T.; Kolbersen, B., Eds.; Electrochemical Society: Pennington, NJ,
1986; p 183.
17. Kern, W. Semiconductor International; Cahners: Des Plaines, IL, 1984, p 94.
18. Handbook of Thin Film Technology; Maissel, L . ; Glang, R., Eds.; McGraw-Hill:
New York, 1970.
19. Thin Film Processes; Vossen, J. L . ; Kern, W., Eds.; Academic: New York, 1978.
20. Deposition Technologies for Films and Coatings; Bunshah, R. F., E d . ; Noyes:
New Jersey, 1982.
21. Learn, A. J. J. Electrochem. Soc. 1976, 123, 894.
22. Pauleau, Y. Solid State Technol. 1987, 30(2), 61.
23. Landolt-Börnstein Semiconductors, Vol. 22; Madelung, O., E d . ; Sprin-
ger- Verlag: Heidelberg, 1987.