Professional Documents
Culture Documents
Title: Malineni Lakshmaiah Women'S Engineering College
Title: Malineni Lakshmaiah Women'S Engineering College
TITLE
Non-Dynamic Power Reduction Techinques
For Digital VLSI Circuits
GUIDE NAME:
Mr.Ch.Ramesh
(Associate Professor)
TEAM MEMBERS
B.SUPRIYA(411)
G.SWATHI(435)
CH.AKHILA(424)
A.SHARVANI(401)
B.SAI PRIYANKA(409)
CONTENT
ABSTRACT
INTRODUCTION
BLOCK DIAGRAMS
APPLICATIONS
ADVANTAGES/DISADVANTAGES
REFERENCES
ABSTRACT
The main objective of this paper is to establish optimal
low power design for very large scale integration (VLSI)
circuits.
ABOUT ITRS:
ITRS-International Technology Road
map for semiconductor.
ITRS is the set of documents produced
by the group of semiconductor
experts.
The problem arises due to continuous
scaling of device recommed by ITRS.
Definition of Scaling of Device:
It is the reduction of all dimensions
of the chip by a factor ‘s’.
Definition of power dissipation:
Energy loss (or) waste in the form
heat.
Boot straping technical:
General definition:
Boot straping is nothing but
the output of the system is
provided at the input.
Technical definition:
Boot straping is enhancing
the speed by rasing (or)
increasing the driving efficiency.
It is used mainly at deep
submicron regions.
The two factors that
observed while working on
deep submicron technology are
1.Powerdissipation
2.Delay
INTRODUCTION
While the continuous scaling of devices,power
dissipation has become one of the critical issues in
digital integrated circuit as it degrades the various
parameter of a system,hence the factor cannot be
neglected.The scaling of the techonolgy is done as per
the ITRS recommendation technology.Sub threshold
conduction and the possible approach towards low
power design using bootstrapping technique: A
prototype design.
BLOCK DIAGRAM
BLOCK DIAGRAM
DISADVANTAGES
On the time of duty cycle is limited by the
requirement to refresh the change in the
bootstrap capacitor and serious problem
occur when the negative voltage is
presented at the source of the switching
device.
REFERENCE
s. Author Title of Journal volu iss Year
no name paper name me ue of
publi
cat
ion
Kim,N.S. Leakage In 36 12 2003
1 Austin of computer
. current
Chauchin Design Circuits and 59 1 2012
2 su of a sub systems
. thershol
d-supply
Eiichi 4-bit IEEE 51 11 2003
3 sano mux Transaction
. chip set
for 40-
on
microwave
gbits theory
L.C hong- V Electron let 35 5 1999
4 Fatt bootstra
. pped
CMOS
driver
Bhagwan Perform Wireless 95 2 2017
5 Das ance personal
evalutio communica
n of FIR tion
. filter
J.C.Garci Power- IEEE 53 9 2006
6 a efficient Trans.circui
. CMOS
driver
ts syst.2