Professional Documents
Culture Documents
Irfp3006Pbf: V 60V R Typ. 2.1M Max. 2.5M
Irfp3006Pbf: V 60V R Typ. 2.1M Max. 2.5M
IRFP3006PbF
VDSS 60V
D
RDS(on) typ. 2.1m
max. 2.5m S
270A G D
ID (Silicon Limited)
G
ID (Package Limited) 195A
S
TO-247AC
Applications G D S
High Efficiency Synchronous Rectification in SMPS
Uninterruptible Power Supply Gate Drain Source
High Speed Power Switching
Hard Switched and High Frequency Circuits
Benefits
Improved Gate, Avalanche and Dynamic dV/dt
Ruggedness
Fully Characterized Capacitance and Avalanche SOA
Enhanced body diode dV/dt and dI/dt Capability
Lead-Free
Base Part Number Package Type Standard Pack Orderable Part Number
Form Quantity
IRFP3006PbF TO-247 Tube 25 IRFP3006PbF
VSD Diode Forward Voltage ––– ––– 1.3 V TJ = 25°C, IS = 170A, VGS = 0V
trr Reverse Recovery Time ––– 44 ––– ns TJ = 25°C
––– 48 ––– TJ = 125°C
Qrr Reverse Recovery Charge ––– 63 ––– nC TJ = 25°C VR = 51V,
IF = 170A
––– 77 ––– TJ = 125°C
di/dt = 100A/µs
IRRM Reverse Recovery Current ––– 2.4 ––– A TJ = 25°C
Notes:
Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A.Note that
current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
Repetitive rating; pulse width limited by max. Junction temperature.
Limited by TJmax, starting TJ = 25°C, L = 0.022mH, RG = 50, IAS = 170A,VGS =10V. Part not Recommended for use above
this value.
ISD ≤ 170A, di/dt ≤ 1360A/µs, VDD ≤ V(BR)DSS, TJ ≤ 175°C.
Pulse width ≤ 400µs; duty cycle ≤ 2%.
Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 to 80% VDSS.
Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDS is rising from 0 to 80% VDSS.
R is measured at TJ approximately 90°C.
* All spec data and curves based on (TO-220 Pak -IRFB3006PbF) Datasheet.
100
10
3.5V
1000 2.5
ID = 170A
2.0
100 TJ = 175°C
(Normalized)
1.5
TJ = 25°C
10
1.0
VDS = 25V
60µs PULSE WIDTH
1 0.5
2.0 3.0 4.0 5.0 6.0 7.0 -60 -40 -20 0 20 40 60 80 100 120 140 160 180
16000 16
VGS = 0V, f = 1 MHZ
Ciss = Cgs + Cgd, Cds SHORTED ID= 170A
VDS = 48V
VGS, Gate-to-Source Voltage (V)
Crss = Cgd
Coss = Cds + Cgd VDS = 30V
12000 12
C, Capacitance (pF)
C iss
8000 8
4000 4
C oss
Crss
0 0
1 10 100 0 40 80 120 160 200 240 280
VDS , Drain-to-Source Voltage (V) QG Total Gate Charge (nC)
Fig 5. Typical Capacitance vs. Drain-to-Source Voltage Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage
1000
100
100µsec
100
10
LIMITED BY PACKAGE 1msec
TJ = 25°C 10
10msec
1
1 Tc = 25°C
Tj = 175°C DC
VGS = 0V Single Pulse
0.1 0.1
0.0 0.4 0.8 1.2 1.6 2.0 0.1 1 10 100
VSD , Source-to-Drain Voltage (V) VDS , Drain-toSource Voltage (V)
250
75
ID , Drain Current (A)
200
70
150
65
100
60
50
0 55
25 50 75 100 125 150 175 -60 -40 -20 0 20 40 60 80 100 120 140 160 180
Fig 9. Maximum Drain Current vs. Case Temperature Fig 10. Drain-to-Source Breakdown Voltage
2.0 1400
EAS, Single Pulse Avalanche Energy (mJ)
ID
1200 TOP 20A
27A
1.5 BOTTOM 170A
1000
Energy (µJ)
800
1.0
600
400
0.5
200
0.0 0
0 10 20 30 40 50 60 25 50 75 100 125 150 175
Fig 11. Typical Coss Stored Energy Fig 12. Maximum Avalanche Energy vs. Drain Current
D = 0.50
Thermal Response ( Z thJC ) 0.1
0.20
0.10
0.05
0.01 0.02
0.01
0.001
SINGLE PULSE
( THERMAL RESPONSE ) Notes:
1. Duty Factor D = t1/t2
2. Peak Tj = P dm x Zthjc + Tc
0.0001
1E-006 1E-005 0.0001 0.001 0.01 0.1
100
0.01
0.05
10
0.10
tav (sec)
400
TOP Single Pulse Notes on Repetitive Avalanche Curves , Figures 14, 15:
BOTTOM 1% Duty Cycle (For further info, see AN-1005 at www.irf.com)
ID = 170A 1. Avalanche failures assumption:
EAR , Avalanche Energy (mJ)
300
Purely a thermal phenomenon and failure occurs at a temperature
far in excess of Tjmax. This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as Tjmax is not
exceeded.
3. Equation below based on circuit and waveforms shown in Figures
200 16a, 16b.
4. PD (ave) = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage
increase during avalanche).
100 6. Iav = Allowable avalanche current.
7. T = Allowable rise in junction temperature, not to exceed Tjmax
(assumed as 25°C in Figure 14, 15).
tav = Average time in avalanche.
D = Duty cycle in avalanche = tav ·f
0
ZthJC(D, tav) = Transient thermal resistance, see Figures 13)
25 50 75 100 125 150 175
3.5 ID = 1.0mA 16
ID = 250µA
3.0
12
IRRM - (A)
2.5
8
2.0 IF = 112A
4 VR = 51V
1.5 TJ = 125°C
TJ = 25°C
0
1.0
100 200 300 400 500 600 700 800
-75 -50 -25 0 25 50 75 100 125 150 175
Fig. 16 Threshold Voltage vs. Temperature Fig. 17 Typical Recovery Current vs. dif/dt
20 700
600
16
500
QRR - (nC)
12
IRRM - (A)
400
300
8
4 VR = 51V VR = 51V
TJ = 125°C 100 TJ = 125°C
TJ = 25°C TJ = 25°C
0 0
100 200 300 400 500 600 700 800 100 200 300 400 500 600 700 800
Fig 18. Typical Recovery Current vs. dif/dt Fig 19. Typical Stored Charge vs. dif/dt
700
600
500
QRR - (nC)
400
300
200 IF = 170A
VR = 51V
100 TJ = 125°C
TJ = 25°C
0
100 200 300 400 500 600 700 800
dif / dt - (A / µs)
Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs
Fig 22a. Unclamped Inductive Test Circuit Fig 22b. Unclamped Inductive Waveforms
Fig 23a. Switching Time Test Circuit Fig 23b. Switching Time Waveforms
Fig 24a. Gate Charge Test Circuit Fig 24b. Gate Charge Waveform
Note: For the most current drawing please refer to IR website at http://www.irf.com/package/
Qualification information†
Industrial
Qualification level
(per JEDEC JESD47F )††
RoHS compliant Yes