Service Manual: Viewsonic Cd4230-1W

Service Manual
ViewSonic CD4230-1W
Model No. VS12522
42” LCD Commerial Monitor
(CD4230-1W_SM Rev. 1a Mar. 2009)
ViewSonic® 381 Brea Canyon Road, Walnut, California 91789 USA - (800) 888-8583
Copyright
Copyright© 2009 by ViewSonic Corporation. All rights reserved. No part of this publication may be
reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or
computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical,
manual or otherwise, without the prior written permission of ViewSonic Corporation.
Disclaimer
ViewSonic makes no representations or warranties, either expressed or implied, with respect to the contents
hereof and specifically disclaims any warranty of merchantability or fitness for any particular purpose. Further,
ViewSonic reserves the right to revise this publication and to make changes from time to time in the contents
hereof without obligation of ViewSonic to notify any person of such revision or changes.
Trademarks
Optiquest is a registered trademark of ViewSonic Corporation.
ViewSonic is a registered trademark of ViewSonic Corporation.
All other trademarks used within this document are the property of their respective owners.
Revision History
Revision SM Editing Date ECR Number Description of Changes Editor
1a 03/24/09 Initial Release Sophia Kao
i
ViewSonic Corporation Confidential - Do Not Copy CD4230-1W
TABLE OF CONTENTS
1. Precautions and Safety Notices................................................................. 1
2. Specification................................................................................................. 3
3. Front Panel Function Control Description................................................ 8
4. Circuit Description....................................................................................... 27
5. Adjustment Procedure ................................................................................ 31
6. Trouble Shooting Flow Chart................................................................ ..... 58
7. Block Diagram ............................................................................................. 62
8. Schematic Diagrams.................................................................................... 63
9. PCB Layout Diagrams ................................................................................. 81
10. Exploded Diagram and Exploded Parts List............................................88
11. Recommend Spare Parts List................................................................... 91
ii
1. Precautions and Safety Notices
#NNTKIJVUTGUGTXGF0QRCTVQHVJKURWDNKECVKQPOC[DGTGRTQFWEGFVTCPUOKVVGFVTCPUETKDGF
UVQTGF KP C TGVTKGXCN U[UVGO QT VTCPUNCVGF KPVQ CP[ NCPIWCIG KP CP[ HQTO QT D[ CP[ OGCPU
GNGEVTQPKEOGEJCPKECNOCIPGVKEQRVKECNEJGOKECNOCPWCNQTQVJGTYKUGYKVJQWVVJGRTKQT
RGTOKUUKQPQHVJGEQORCP[
&KUENCKOGT
9GOCMGPQTGRTGUGPVCVKQPUQTYCTTCPVKGUGKVJGTGZRTGUUGFQTKORNKGFYKVJTGURGEVVQVJG
EQPVGPVUQHVJKUFQEWOGPVCPFURGEKſECNN[FKUENCKOUCP[YCTTCPVKGUOGTEJCPVCDKNKV[QTſVPGUU
HQT CP[ RCTVKEWNCT RWTRQUG (WTVJGT TGUGTXGU VJG TKIJV VQ TGXKUG VJKU RWDNKECVKQP CPF OCMG
EJCPIGUKPVJGEQPVGPVUYKVJQWVQDNKICVKQPVQPQVKH[CP[RGTUQPQHUWEJTGXKUKQPQTEJCPIG
#NNTKIJVUTGUGTXGF
8)#CPF:)#CTGTGIKUVGTGFVTCFGOCTMUQH+PVGTPCVKQPCN$WUKPGUU/CEJKPGU%Q+PE
2TQFWEVUCHGV[PQVKEG
/CP[ GNGEVTKECN CPF OGEJCPKECN RCTVU KP VJKU RTQFWEV KPENWFG URGEKſE UCHGV[ TGNCVGF
EJCTCEVGTKUVKEU6JGUGEJCTCEVGTKUVKEUOC[PQVDGKOOGFKCVGN[QDXKQWUD[XKUWCNKPURGEVKQP
CPFVJGRTQVGEVKQPVJGUGEQORQPGPVUQHHGTECPPQVPGEGUUCTKN[DGQDVCKPGFWUKPITGRNCEGOGPV
EQORQPGPVUYKVJVJGUCOGXQNVCIGQTRQYGTTCVKPIU
QHHGTECPPQVPGEGUUCTKN[DGQDVCKPGFWUKPITGRNCEGOGPVEQORQPGPVUYKVJVJGUCOGXQNVCIG
QTRQYGTTCVKPIU'NGEVTKECNEQORQPGPVUJCXKPIUWEJHGCVWTGUCTGKFGPVKſGFD[UJCFKPIQPVJG
UEJGOCVKEFKCITCOCPFKPVJGRCTVUNKUV$GHQTGTGRNCEKPIEQORQPGPVUTGCFVJGRCTVUNKUVKP
VJKUOCPWCNVJQTQWIJN[
6JG WUG QH UWDUVKVWVG RCTVU YJKEJ FQ PQV JCXG VJG UCOG UCHGV[ EJCTCEVGTKUVKEU CU VJQUG
KPFKECVGFKPVJGRCTVUNKUVOC[ECWUGGNGEVTKECNUJQEMſTGZTC[GOKUUKQPUQTQVJGTJC\CTFU
5GTXKEGPQVGU
9JGPTGRNCEKPIEKTEWKVDQCTFUQTEQORQPGPVUENCORVJGNGCFYKTGUVQVJGVGTOKPCNUDGHQTG
UQNFGTKPI
9JGPTGRNCEKPICJKIJRQYGTTGUKUVQT
QZKFGOGVCNſNOTGUKUVQTQPCEKTEWKVDQCTFMGGRVJG
TGUKUVQTCVNGCUVOO
KPEJHTQOVJGEKTEWKVDQCTF
-GGRNGCFUCPFYKTGUCYC[HTQOJKIJXQNVCIGCPFJKIJVGORGTCVWTGEQORQPGPVU
+HCP[HWUGKPVJGRTQFWEVKUDNQYPTGRNCEGKVQPN[YKVJVJGEQTTGEVHWUGURGEKſGFKPVJGRCTVU
NKUV
*CPFNKPIQHDTQMGPINCUUCPFNKSWKFET[UVCNNGCMCIG
+HVJG.%&KUFCOCIGFNKSWKFET[UVCNNGCMCIGOC[QEEWTCPFVJGINCUUOC[UJCVVGTKPVQUOCNN
RKGEGU&QPQVVQWEJVJGDTQMGPINCUUQTNKSWKFET[UVCNYJKEJKUVQZKE+PCFFKVKQPVQRQUUKDNG
EWVUTGUWNVKPIHTQODTQMGPINCUUVQZKENGCMCIGOC[ECWUGUMKPKTTKVCVKQPQTRQKUQPKPI+HNKSWKF
ET[UVCNGPVGTU[QWTG[GUQTOQWVJ[QWUJQWNFKOOGFKCVGN[TKPUGYKVJENGCPYCVGTCPFEQPUWNV
CFQEVQT
+ORQTVCPVUCHGV[KPHQTOCVKQP
4GCFCNNVJGUGKPUVTWEVKQPU
1
5CXGVJGUGKPUVTWEVKQPUHQTNCVGTWUG
7PRNWIVJKUVGNGXKUKQPUGVHTQOVJGYCNNQWVNGVDGHQTGENGCPKPI
&Q PQV WUG CEEGUUQTKGU PQV TGEQOOGPFGF KP VJG WUGT OCPWCN CU VJG[ OC[ FCOCIG VJG
RTQFWEV
&QPQVWUGVJKURTQFWEVKPYGVNQECVKQPUUWEJCUPGCTCDCVJVWDYCUJDQYNMKVEJGPUKPM
NCWPFT[VWDUYKOOKPIRQQNQTKPCYGVDCUGOGPV
&QPQVRNCEGVJKURTQFWEVQPCPWPUVCDNGECTVUVCPFQTVCDNG6JGVGNGXKUKQPTGEGKXGTOC[
HCNNCPFECWUGUGTKQWUKPLWT[CUYGNNCURQUUKDN[FCOCIKPIVJGRTQFWEV7UGQPN[YKVJCECTV
QTUVCPFTGEQOOGPFGFUGTKQWUKPLWT[CUYGNNCURQUUKDN[FCOCIKPIVJGRTQFWEV7UGQPN[
YKVJCECTVQTUVCPFTGEQOOGPFGFKPUVTWEVKQPUCPFQPN[WUGCOQWPVKPIMKVCUTGEQOOGPFGF
D[VJGOCPWHCEVWTGT
$NQEMKPIVJGXGPVKNCVKQPJQNGUECPECWUGQXGTJGCVKPICPFſTG6CMGECTGPQVVQDNQEMCP[
XGPVKNCVKQPJQNGUYJGPUKVKPIVJGVGNGXKUKQPENQUGVQYCNNUQTQVJGTQDLGEVU0GXGTKPUVCNNVJKU
RTQFWEVKPCENQUGFECDKPGVQTDQQMECUGWPNGUUUWHſEKGPVXGPVKNCVKQPKURTQXKFGF
6JKU VGNGXKUKQP UJQWNF DG QRGTCVGF WUKPI QPN[ VJG V[RG QH RQYGT UQWTEG KPFKECVGF QP VJG
NCDGNCPFKPVJGWUGTOCPWCN+H[QWCTGWPUWTGYJCV[QWTJQOGRQYGTUWRRN[KU[QWUJQWNF
EQPUWNVVJG2QYGT%QORCP[QTVCNMVQ[QWTVGNGXKUKQPFGCNGT
6JKUVGNGXKUKQPKUGSWKRRGFYKVJCRNWIFGUKIPGFVQſVQPN[QPGYC[KPVJGRQYGTUQEMGV6JG
GCTVJRKPKUCPKORQTVCPVUCHGV[HGCVWTGQHVJGRNWI+HVJGRNWIFQGUPQVſV[QWTQWVNGVUQT
[QWTQWVNGVUFQPQVKPENWFGCJQNGHQTVJGGCTVJRKP[QWUJQWNFEQPUWNVCSWCNKſGFGNGEVTKEKCP
CDQWVTGRNCEKPIVJGUQEMGV
&QPQVTGUVCP[VJKPIQPVJGRQYGTEQTFCPFFQPQVCNNQYVJGRQYGTEQTFVQNKGKPCRQUKVKQP
YJGTGKVKUNKMGN[VQDGUVGRRGFQPQTVTKRRGFQXGT
(QNNQYCNNYCTPKPIUCPFKPUVTWEVKQPUOCTMGFQPVJGVGNGXKUKQPTGEGKXGT
&WTKPIVJWPFGTUVQTOUCPFYJGPVJGVGNGXKUKQPKUWPWUGFHQTGZVGPFGFRGTKQFUQHVKOG[QW
UJQWNFWPRNWIVJGRQYGTEQTFHTQOVJGQWVNGVCPFFKUEQPPGEVVJGCPVGPPC
'ZVGTPCNCPVGPPCU[UVGOUUJQWNFDGUKVGFCYC[HTQOQXGTJGCFRQYGTNKPGUCPFCYC[HTQO
GNGEVTKECNEKTEWKVU'ZVTGOGECWVKQPUJQWNFDGGZGTEKUGFYJGPGTGEVKPICPQWVUKFGCPVGPPC
6QWEJKPIQXGTJGCFRQYGTECDNGUECPDGHCVCN
&QPQVQXGTNQCFRQYGTQWVNGVUQTGZVGPUKQPEQTFUCUſTGQTGNGEVTKEUJQEMECPTGUWNV
0GXGTRWUJCP[VJKPIKPVQVJGVGNGXKUKQPVJTQWIJVJGXGPVKNCVKQPUNQVUCUVJG[OC[EQOGKPVQ
EQPVCEVYKVJJKIJXQNVCIGGNGOGPVUQHVJGFGXKEGCPFECWUGGNGEVTKEUJQEMQTſTG6CMGECTG
PGXGTVQURKNNNKSWKFUKPVQVJGRTQFWEV
5GTXKEKPIQHVJKURTQFWEVUJQWNFQPN[DGECTTKGFQWVD[SWCNKſGFUGTXKEGVGEJPKEKCPU
7PRNWIVJKURTQFWEVHTQOVJGRQYGTUQWTEGCPFEQPUWNVCSWCNKſGFUGTXKEGVGEJPKEKCPKPVJG
HQNNQYKPI
ECUGU
Ŗ6JGRQYGTEQTFKUFCOCIGFQTHTC[GF
Ŗ.KSWKFKUURKNNGFKPVQVJGVGNGXKUKQP
Ŗ6JGVGNGXKUKQPKUGZRQUGFVQTCKPQTYCVGT
Ŗ6JGVGNGXKUKQPFQGUPQVQRGTCVGCUVJGWUGTOCPWCNFGUETKDGU+PVJKUECUGWUGQPN[
2
VJGEQPVTQNUEQXGTGFD[VJGQRGTCVKPIKPUVTWEVKQPU+ORTQRGTCFLWUVOGPVQHVJKUGSWKROGPV
WUKPIEQPVTQNUPQVEQXGTGFKPVJGWUGTOCPWCNOC[TGUWNVKPFCOCIGVQVJGRTQFWEVVJCV
OC[TGSWKTGGZVGPUKXGYQTMD[SWCNKſGFVGEJPKEKCPUVQTGEVKH[
Ŗ6JGVGNGXKUKQPQTECDKPGVKUFCOCIGF
Ŗ6JGVGNGXKUKQPUJQYUCEJCPIGKPRGTHQTOCPEGVJCVKPFKECVGUCPGGFHQTUGTXKEKPI
9JGP TGRNCEGOGPV RCTVU CTG WUGF GPUWTG VJCV VJG VGEJPKEKCP WUGU QPN[ RCTVU
TGEQOOGPFGFD[VJGOCPWHCEVWTGT7PCWVJQTKUGFTGRNCEGOGPVRCTVUOC[ECWUGCſTGQT
GNGEVTKEUJQEM
#HVGT UGTXKEKPI GPUWTG VJCV VJG VGEJPKEKCP RGTHQTOU TQWVKPG UCHGV[ EJGEMU VQ FGVGTOKPG
YJGVJGTVJGVGNGXKUKQPKUKPCUCHGQRGTCVKPIEQPFKVKQP
9JGPOQXKPIVJKUGSWKROGPVECTGUJQWNFDGVCMGPVQRTGXGPVFCOCIGFWGVQFTQRRKPI
HCNNKPIQTKORCEV
+PVTQFWEVKQP
6JKU UGTXKEG OCPWCN EQXGTU VJG .%& 68 CPF KU KPVGPFGF HQT VJG WUG QH SWCNKHKGF UGTXKEG
GPIKPGGTU QPN[ 5GTXKEG CPF TGRCKT QH VJKU RTQFWEV D[ WPSWCNKſGF RGTUQPU OC[ TGUWNV KP
RGTOCPGPVFCOCIGVQVJGRTQFWEVQTRGTUQPCNKPLWT[CPFUJQWNFPQVDGCVVGORVGF
6JKUOCPWCNKPENWFGU
Η#DNQEMFKCITCOQHVJG.%&68
Η#PGZRNCPCVKQPQHVJGQT[QHQRGTCVKQP
Η#PGZRNCPCVKQPQHVJGUGTXKEGOQFGVQGPCDNG[QWVQCFLWUVVJGKPVGTPCNUGVVKPIU
Η#UVGRD[UVGRIWKFGVQCUUGODN[CPFFKUCUUGODN[QHVJGRTQFWEV
Η#EQORNGVGRCTVUNKUVHQTVJGRTQFWEV
Η#PGZRNQFGFFKCITCOQHVJGRTQFWEV
Η2KEVWTGUQHVJGRTKPVGFEKTEWKVDQCTFU
3
*CPFKPICPFRNCEKPI/GVJQFU
9JGP OQXKPI VJG 68 UGV FQ PQV ECTT[ KV D[ QPN[ JQNFKPI VJG URGCMGT
$GUWTGCNYC[UECTT[VJG68UGVD[VYQRGQRNGCPFJQNFKPIVJG68UGVYKVJ
VYQJCPFU1PGJCPFQPWRUKFGQHFKURNC[CPFQVJGTJCPFQPURGCMGT
&QPQVVQWEJVJGUWTHCEGQHRCPGN1PN[VQWEJVJGOGVCNHTCOGQHVJGRCP
GNQTVJGHTQPVEQXGTQHVJG68UGV
2NCEGVJG68UGVQPCENGCPCPFUQHVHQCORCF&QPQVRNCEGVJG68UGV
HCEGFQYPQPVJGTQWIJQDLGEVUKVOC[UETCVEJ68RCPGN
(QCORCF
4
2. Specification
2.1 Introduction
This specification describes a 42” Signage LCD display in professional use based on
requirements of customer-ViewSonic, the resolution of panel is 1366*768 and can be
compatible with up to 176MHz pixel rate signal. This LCD display includes many kinds of
input and output interfaces, the followings depict overall product characteristics.
Display(LCD module)
Model ViewSonic-CD4230(42 inch)
Manufacturer Qisda
Panel Model Number G420XW02_V0
Aspect ratio 16:9
Active screen size 42 inches diagonal
Backlight 12 pieces of CCFL
Input Interface 1-channel LVDS
Pixel pitch 0.681(H) x 0.681(V) mm
Resolution 1366 x 768 pixels
Color Depth 8 bit, 16.7M colors
Luminance 500cd/m2 (Type.)
Viewing Angle(CR≧10) Super Wide Version
Display Mode Normally Black
Contrast Ratio 2500(Type.) 2000(Min)
Response Time Tr+Tf : 8 ms(Type.)
Signal Input/Output Terminals

Input Description
VGA PC Input + Audio L/R(optional) VGA D-sub
DVI DVI-D
HDMI input with HDCP(version 1.3) HDMI with HDCP
Component video + Audio L/R(optional) YPbPr(RCA jack)
Output Description
VGA PC Output(repeater/optional) VGA D-sub
DVI(repeater/optional) DVI-D
Component video(repeater/optional) YPbPr(RCA jack)
standard speaker terminal
Speaker connector(amplified out,2x6Watt RMS max)
for speaker wires
Control Description
Serial Port for Remote Management via RS232 in RS232 D-sub male 9 pin
Serial Port for Remote Management via RS232 out for RS232 D-sub male 9 pin
LoopThrough
IR Remote controller
I2C(SCL/SDA) Thermal/Light Sensor
5
Function Features
OSD (menu) function Æ ViewSonic OSD form
5 key control of OSD : Power, Menu,+,-,Exit
3 Languages OSD
Brightness adjust
Contrast adjust
Color temp selection
Auto adjust (Analog)/Hot key
Manual adjust (Phase, clock, H, V) for VGA signal
IR(RC)
Light Sensor function
Thermal Sensor function
RS232 command control function
Power Saving Mode
Audio Amp(R/L) output 6W x 2 for 8ΩSpeaker (Optional)
2.2 Audio Specification
2.2.1 Loudspeaker
Rated input 10W
Max. input 14W
Impedance 8 ohm ± 15%
Resonant frequency 150Hz ± 26Hz
Frequency Range 150Hz – 20KHz
2.2.2 Audio Amplifier

Max. Output 6.0W per channel THD<=10%@1V rms input, volume control = 100
Frequency range 100 Hz – 20 KHz
2.2.3 Audio In
Signal level (PC line in) : 1Vrms
YPbPr (R/L) :
HDMI
6
2.3 Control Keys
2.3.1 Key Functions
EXIT ＋－ / AUTO MENU/ENTER
Note : 1. all keys are located at the back/bottom of the display.

2. IR receiver is under bottom side.
The following front panel adjustments are available for this product.
EXIT : Located at the right edge of the display that serves as a dual function switch. It is
used to exit the menu if the OSD is on. When the OSD is off, it functions as an
Aspect Ratio Control.
＋ : Change Volume or navigate through OSD depending on mode.
－ / AUTO : Change Volume or navigate through OSD depending on mode and Hard key
“ Auto”.
MENU / ENTER : Enter OSD mode or choose one setting.
POWER: It is a soft power switch and not a main disconnection device.
Engineer Mode：
items Key define
Menu lock Menu & “－” for 5s
Button lock Exit & “＋“ for 5s
Power lock ==Exit for 5s
IR Lock ==Menu for 5s
2.4 Factory mode

Enter Factory mode:
1. Power Off monitor
2. Press "-/Auto" key till power
Exit factory mode:
1. Enter "Special" item
2. Choose "Reset" item and then press "Enter" to perform RESET function
7
2.3.2 OSD functions
ViewSonic propose OSD tree and items

(Default)
Picture Mode User Vivid, Standard, Cinema, User
Contrast
Brightness
Picture
Color temp. 9300,6500,5800,sRGB,User
Color temp adjust. Standard/Vivid/Cinema/User/
Sharpness
Auto Adjustment
Clock
VGA setting Phase
H.Position
V.Position
Language English English, Français, Español
OSD H.Pos. 50
OSD Setting
OSD V.Pos. 50
OSD Timer 10s 4~20sec
VGA
DVI
Input
HDMI
YPbPr
Volume 64
Audio
Mute OFF ON/OFF
Aspect Ratio Full Full/Original
Over scan ON
Power save ON ON/OFF
Special Image retention OFF
Auto Adjustment ON ON/OFF
Monitor ID 01 ON/OFF
Reset
Thermal
Backlight
Diagnostic Ambient
5V Detect
12V Detect
8
2.4 Remote Control Unit(RCU)
Parameter Specification
Type IR
Range ± 30° ≥ 4M
Life Testing 100,000 cycle operations at a rate of 20~30 cycle / minute without
(Buttons) load (with battery)
Color Reference to Remote ID drawing in figure 2
Code type RC5
Remote Control ID
9
2.5 Environment
The display shall be quaranteed its operation and performance under the following
environmental.
Temperature
Temperature Range : 0 to 40 degrees C
Humidity
Relative Humidity : 20% to 80% (Under no dew condensation)
10
3. Front Panel Function Control Description
11
12
13
14
15
16
17
18
19
20
21
22
4. Circuit Description
4.1 Introduction
Overview
The general display consists of the scalar controller, audio controller, power supply and
the other I/O control interfaces. The scalar controller receives the analog signals (VGA
and YPbPr) and digital signals (HDMI and DVI),it converts(scaling up/down them into the
LVDS display panel. The audio controller(amplifier) take care all audio signals(digital –
HDMI / analog – PC line in and YPbPr audio in) and provide the maximum 6W X 2 output
for 8Ω speaker. The power supply unit controls the AC line power factor and converts
primary voltage to secondary low voltage for digital board and the system use a 283W
power board to provide DC 5V/12V/24V for system DC power using. The other I/O
controlled interfaces are 5 keys button , I2C controlled signal for thermal/light sensors and
IR receiver.
Hardware Architecture
The general display consists of the AD board , Audio board , Video board , Keypad board ,
IR board and Light sensor board. Pls see Figure 1.
The following chapter will introduce each function block circuit operation theory
Fig. 1
23
4.2 System operation theory
Overview
The general display consists of display function, audio function, video function and User
interface control function.
The Realtek scalar (RTD2482RD) serves as the master controller of the display and
provides the link between the display screen and end-user controls such as a keypad and
IR remote control. These inputs can be processed in the scalar by system firmware.
Please see figure 2.
Fig. 2
24
User Interface Function
(1) Keypad function : There are 5 keypads on the bottom case. Please see Figure 3. The MCU (built in
scalar) does polling on these signals [ KEY5:1] to detect the key pressing action. Each key pressing
action will request MCU to execute the specified program.
(2) Indicator LED function: There is one two-color LED on the bottom case(built on Keypad PCBA). MCU
release the status of program indication by setting LED signal. It will show these status as below :
Power-On On On Active Green

Stand by
Off On Blanked Orange
-state
Switch-off X X X Red
Thermal or
On On Active Red Flash
Voltage error
(3) IR remote function : There is one IR receiver on the bottom case. There receiver sensor has 4 legs, pin1
is VCC(3.3V), pin2 is output and pinG1/G2 are ground. The output pin is pulled high and will sink to low
when it receives infrared signal coming from remote controller. MCU will decode the signal and execute
related program.
(4) OSD function : MCU generates the On-Screen Display. Please refer to below :
ViewSonic propose OSD tree and items
(Default)
Vivid, Standard, Cinema,

Picture Mode User
USer
Contrast
Picture Brightness
Color temp. 9300,6500,5800,sRGB,User
Color temp adjust. Standard/Vivid/Cinema/User/
Sharpness
Auto Adjustment
Clock
VGA setting Phase
H.Position
V.Position
Language English English, Français, Español
OSD H.Pos. 50
OSD Setting
OSD V.Pos. 50
OSD Timer 10s 4~20sec
Input VGA
DVI
25
HDMI
YPbPr
Volume 64
Audio
Mute OFF ON/OFF
Aspect Ratio Full Full/Original
Over scan ON
Power save ON ON/OFF
Special Image retention OFF
Auto Adjustment ON ON/OFF
Monitor ID 01 ON/OFF
Reset
Thermal
Backlight
Diagnostic Ambient
5V Detect
12V Detect
Key[5:1]
5 Key pad
LED Two color LED
Main Board
IR
IR
I2C Ambient Light Sensor
Fig 3
26
4.3 AD board circuit operation theory
Overview
The AD board consists of scaling function for all input signals, LDO regulators and RS232
function. The scaling function scal up/down all signal inputs to full screen mostly. There is
one MCU built in scalar and it could provide the OSD information. The LDO regulators are
used to transfer 5V to 3.3V/1.2V for scalar used. The RS232 function is used to
communicate control signal with terminal PC for User setting and Diagnostic values.
Please see figure 4 for AD board block.
Fig. 4
Scaling Function
The scalar is with 2A(Analog) + 2D(Digital) signal inputs interface, so it could provide the
VGA(R/G/B/H/V), YPbPr, HDMI and DVI signal inputs processor and scaling up/down
them to panel full screen display mostly. The scalar need a external flashrom to put
firmware BIOS in it for programming and the SPI interface is used between scalar and
flashrom. The LVDS interface of scalar is with 8 bits and 10 bits(not true 10 bit with
dithering function for it),so it could support 8 bits or 10 bits LVDS(signal or dual channel)
panels. There is one MCU(8x51) built in scalar and it could provide GPIOs, PWM, AD, I2C,
IR and UART functions. It can be used to do keypads control, LEDs control, I2C chipsets
using, IR receiver, UART and PWM control for audio, inverter using.
27
LDO Regulators
The scalar operation voltages are 3.3V and 1.2V. The power supply only provide 5V and
12V for boards system,so LDO regulator is used to dropout voltage from 5V to 3.3V and
3.3V to 1.2V.
RS232 Function
The RS232 function is important function for the general display.It could follow the
customer communication OP code requirement and create the related response OP code
in the BIOS. Customers could control display OSD function by RS232 function and could
get all Diagnostic messages from display by RS232.
4.4 Video board circuit operation theory

Overview
The Video board is a YPbPr signal input / output module. It could be connected with AD
board with internal cable and input YPbPr signal to scalar analog input port. It use a video
amplifier to output the original YPbPr signal to next display unit.
Video function
Please refer to below the detail block diagram for Vidoe board.
28
4.5 Audio board circuit operation theory
Overview
The Audio board provide a audio amplifier(6W x 2 max) to process PC line in, HDMI audio
in(converted to analog audio signal) and YPbPr R/L audio in.. It could be connected with
AD board with internal cable and receive HDMI audio signal, audio selection control,
volume control and mute signal from AD board. It could be connected with internal
speaker ( 8Ω / > 8W) or external speaker ( 8Ω / > 8W).
Audio function
Please refer to below the detail block diagram for Audio board.
29
5. Adjustment Procedure
Alignment procedure (for function adjustment)
A list of necessary alignments for the GD Display:
Items Description Remark

1 Timing adjustment Preset timing
Timing 114
VGA 480 640x480@60Hz
2 Auto color balance adjustment
Pattern 01(General-1)
Pattern 42(5-Mosaic)
Cool (9300K),
3 Color temperature adjustment Normal (6500K),
Warm (5800K)
4 Writing EDID file Analog and Digital
5.1 Preparation:
5.1.1 Setup input timing to any preset modes or patterns.
5.1.2 Enter factory mode (Press minus”-“ key then press power key and it will enter the factory
mode.).
5.1.3 Move Black cursor into “BURN IN MODE” tag and select “ON” to enable burn-in mode.
The color temp setting is user mode
5.1.4 Setup unit and keep it warm up for at least 30 minutes.
5.2 Timing adjustment: (Analog only, it is not required for DVI-D/HDMI input source)
5.2.1 Enter factory mode (Press minus”-“ key then press power key and enter the factory
mode.).
5.2.2 Select timing mode from table 1 and input full screen display pattern(Pattern 01) to
display.
5.2.3 Press “Auto-Key” hot key to run “AUTO adjustment” function for geometry adjustment.
5.2.4 Check if the position, phase and clock of the image are ok or acceptable to make sure
function and performance are ok.
5.2.5 The display image settings are ok and with following settings.
CONTRAST = 50
BRIGHTNESS = 94
COLOR = user (default setting)
30
5.3 Auto color balance adjustment: (Analog only, it is not required for DVI-D/HDMI input
source)
5.3.1 Setup input timing VGA480 (640x480@60Hz), pattern 42(5-Mosaic pattern with white
color frame) with Analog signals from Chroma video pattern generator.
The picture mode setting is standard mode
5.3.2 Enter factory mode.
5.3.3 Move black cursor into “Auto Color” tag and Press “ Menu Key ” to do white balance for
auto color balance adjustment (will get optimal gain / offset values).
5.4 Color adjustment: (Analog only)

5.4.1 Setup input timing to any preset modes, pattern 41(full white color pattern) with Analog
signals from Chroma video pattern generator.
5.4.2 Enter factory mode.
5.4.3 Confirm auto color balance adjustment had already been done.
5.4.4 Measure each color temperature (C1, C2 & C3) by Minolta CA-210 (or equivalent
equipment).
5.4.5 Two methods can be used to adjust RED, GREEN, BLUE value of each color
temperature, C1, C2 & C3 to meet following spec requirement, the 1st method is by using
external PC and IIC alignment protocol to do automatic adjustment, and the 2nd method
is by manually and must be in factory mode.
x+- 0.283+(-) 0.030

Color temperature
y+- 0.298+(-) 0.030
(9300K set on OSD)
Y > 300
x+- 0.313+(-) 0.030
Color temperature
y+- 0.329+(-) 0.030
(6500K set on OSD)
Y > 300
x+- 0.326+(-) 0.030
Color temperature
y+- 0.342+(-) 0.030
(5800K set on OSD)
Y > 300
5.4.6 The SRGB color temperature is same as 6500K, so SGRB copy the 6500K gain setting
values.
5.4.7 Turns off the monitor power.
31
5.5 Writing EDID file: (Analog , DVI-D and HDMI)
5.5.1 Setup a PC with DDC card.
5.5.2 Connect PC to monitor with a D-sub signal cable.
5.5.3 Provided the AC power to display.
5.5.4 Please refer to the Q212 for the correct EDID file.
5.5.5 Runs the writing program to write the EDID file into EEPROM for Analog input.
5.5.6 Read EEPROM data and confirm if it’s matched with the definition.
5.5.7 Repeat the above step 1 to step 5 with DVI-D and HDMI signal cable connected and
power off with key pad power key.
32
6. Trouble Shooting Flow Chart
6.1 No Power
No Power
Check Power Module NO

Output CN3 Change Power Board
Pin 4,5,6= 5V?
OK
Check AD Module
NO
Output J1 Check J1 and cable
Pin 4,5,6 = 5V?
OK
Check U1&U2
NO
U1 Pin2=3.3V? Swap U1,U2
U2 Pin3=1.2V?
OK
Check L10,L11
NO
L10 =3.3V? Swap L10,L11
L11 =1.2V?
33
6.2 No Characters, Missing one color ( VGA / DVI / HDMI / YPbPr are same almost )
No Characters or Missing one color
Check PB CN3 5V NO
Change Power Board
Output
OK
Check AD BD NO
Check or Change U1,U2
U1,U2 Output
OK
Check AD BD NO
Check or Change L10,L11
L10,L11
OK
Check Y1 NO
Change Y1
( 27Mhz)
OK
NO
Check H,V SYNC? Change VGA Cable
OK
NO
Check U16 Change U16
OK
Check J8 Panel NO
Check LVDS Cable and J8
Signal Output
OK
Check Bri
INV On/Off NO Check or Change
PWR On/Off Power Board
Signal ok?
OK
NO
Check Panel? Check or Change Panel
34
6.3 No Audio with Display
No Audio
OK
Check PB CN3 12V NO

Change Power Board
Output
OK
Check AD J16 NO
Check or Change L27,L28
Pin3,Pin4 12V/ 5V?
OK
Check internal NO
Change internal Cable
cable?
OK
Check Audio BD NO
Change U1
switch U1?
OK
Check Audio AMP NO

Change U6
U6?
35
7. Block Diagrams
7.1 Hardware Architecture
36
7.2 System Operation
7.3 AD Board Circuit Operation
37
7.4 Video Board Circuit Operation
7.5 Audio Board Circuit Operation
38
8. Schematic Diagrams
TP1
+5V U1
5A TO252 +3.3V TP2
G1084-33T43UF B RI_ADJ L UMI B L_ON L amp P OWR_ON 24V/16V/12V/5V

3 2
VIN VOUT
H bright H ON H ON
GND
1
1
L dark L O FF L OFF(only 5V)
C1 + C3 C2 + C4
1
0.1U K 0.1U K
2
2
22U 25V 22U 25V
J1
To Power board
TP3 +3.3V +1.2 TP4
TP5
1A SOT223 1 BRT_ADJ [7]
U2 2 TP6
POW R_BL_ON [7]
1 3 3 TP7
VIN VOUT POW R_ON [7]
4 TP8
GND
GND
5 L1 Z30
+5V
1
6
RM2101B0LA C5 + C6 7 TP9 L2 Z30
2
4
8
0.1U K 2K61185112 9 TP10
2
22U 25V 10
11 L3 Z30 +12V
12
TP11
J5 INV_1 [7]
TP12
INV_2 [7]
1
1
2
2
1
3 TP98 C7
3 C8 C9 C10 C11 C12 C13 C14 +
2K61185103 0.1U K 0.1U K 0.1U K 0.1U K 0.1U K 0.1U K 0.1U K
2
L4 L5
Z30 Z30 22U 25V
Modify 20081105
INV_1 INV_2 INVERTER Status

0 1 1 lamp NG,INV OK
1 0 2~3 lamp NG,INV OK
1 1 4lamp NG,INV shut down
39
close to connector
+3.3V
K
K
DN1 DN3 DN2
J J J
BAV99 BAV99 BAV99
A
A
C15 C16 C17
0.1U K 0.1U K 0.1U K
+3.3V PC5V
DN4 BAV70 TP13 3 ?5 ohm

E DID_VCC
A1 A2 DSUB_PC5V DSUB_PC5V R1 Close to Scalar pin
R2 100 C18 0.047U 16V
RED+ [7]
J
R3 R4 C19
0 SOG [7]
D-sub 15 75
NC_75 4.7P C R5
G1
G3
J2 R6 100 C20 0.047U 16V NC
C21 RED- [7]
0.1U K U3
DDC 6 TP14
R8 R9 11 1 TP15 R10 100 C22 0.047U 16V
R12
1 8 12K 12K TP17 7 TP16
A0 VCC R11 150 TP18 R13 100 C23 0.047U 16V
12 2 GREEN+ [7]
[7] DSUB_SDA TP20 TP19
2 7 8
A1 WP TP21 R14 R15 C24
13 3 0
3 6 TP22 9 75 NC_75
A2 SCL DSUB_SCL [7]
14 4 4.7P C
4 5 TP23 10 R16 100 C25 0.047U 16V
GND SDA DSUB_SDA [7] R18 GREEN- [7]
R17 150 15 5 TP24
[7] DSUB_SCL R19 100 C26 0.047U 16V
AT24C02N-10SU-1.8 C27 C28 BLUE+ [7]
47P J 47P J 21 TP99 R20 R21 C29
RR 75 0 NC_75
26 16
22 4.7P C
E DID_VCC 27 17 GG R22 100 C30 0.047U 16V
BLUE- [7]
23
HH 28 18 BB WE_A R23 100
VGA_CAB [3]
24
R24 R25 VV 29 19 RGB t
10K 10K 25
30 20
C
R29 22K
G2
G4
Q1 B WE_A
2N3904S
R26 100
V SYNC [7]
E
R32 NC_22K R27 0 R28 100

HS Y NC [7]
WP_MCU [3,4,7]
K
K
R30 R31
MCU _DDC_Write control D1 D2 D3 D4 D5 D6 C31 C32 C33
TZMC6V2
TZMC6V2
TZMC6V2
TZMC6V2
TZMC6V2
TZMC6V2
2K 2K 22P J 22P J
0.1U K
A
A
close to connector AVS
AVH
WE_A(From Dsub Cable)
1.cable unconnected→WE_A=floating & EDID_VCC=0→BJT_CUT→WP=Hi→DDC_protected

Modify 20081105
2.cable connected→WE_A=Hi→BJT_SAT→WP=Low→→DDC_writable
R195 75
3.Debug_BD connected→WE_A=Low→BJT_CUT→WP=Hi→→DDC_protected
Debug_BD connected→HPD=Low→DDC_writeable
U20
1 14
DIS1 OUT2
RR TP100 2 13
+5V_Module DIS2 -IN2
-5V_Module
GG TP101 3 12
R192 100 DIS3 +IN2
HH TP102 BB TP103 4 11
R193 100 +VS -VS
VV TP104 5 10
R143 +IN1 +IN3
NC_0 6 9
C134 -IN1 -IN3 C135 C136
0.1U K 7 8 0.1U K 10U K
OUT1 OUT3
A D8013ARZ
R194 75
+3.3V
R196 75
C137
0.1U K
U21A U21B R197 R199 R201
14
14
750 750 750
AVS 1 2 3 4
74LVC14AD 74LVC14AD
7
R198 R200 R202

750 750 750
U2 1D U21E
14
14
AVH 9 8 11 10
74LVC14AD 74LVC14AD
7
40
150 ohm, Modify 20081105
R33 150
ESD H 1 _ D ET H P _ D ET1 [ 7 ]
+5V_HDMI1
U4 R C L AMP 0 524P U5 R C L AMP 0 5 24P R35 0J

H D MI1 _ R X0- H 1 R X0- [ 7 ]
T1
C34 1 10 R36 1K 1 10 1 8
1A 1Y 1A 1Y
J3 0 .1 U K 2 9 R37 0J 2 9 2 7 R38 0J
2A 2Y H D MI1 _ RX0+ 2A 2Y H 1 R X0+ [7]
G1 19 Z90
SHELL1 HP DET 18 3 8 3 8 3 6
+5V GND GND GND GND R41 0J
17 H D MI1 _ R X1-
GND R42 75 H 1 R X1- [ 7 ]
G3 16 4 7 4 7 4 5
SHELL3 DDC DATA 3A 3Y H1_SDA [7] 3A 3Y
15 R43 75
DDC CLK H 1 _ S CL [ 7 ]
14 5 6 5 6
NC 13 4A 4Y 4A 4Y R44 0J
CE Remote H D MI1 _ RX1+ H 1 R X1+ [7]
CK-
12
H D MI1 _ R XC- R42, R43 I2C,
11
CK Shield 10 ESD U6 R C L AMP 0 5 24P R47 0J
CK+ H D MI1 _ R XC+ H D MI1 _ R X2- H 1 R X2- [ 7 ]
9 T2
D0- H D MI1 _ R X0-
8 1 10 1 8
D0 Shield 1A 1Y
7
D0+ H D MI1 _ R X0+ R48 150 R49 0J
6 H D MI1 _ RX2+ 2 9 2 7
D1- H D MI1 _ R X1- C EC [7] 2A 2Y Z90 H 1 R X2+ [7]
5
D1 Shield
G4 4 3 8 3 6
SHELL4 D1+ H D MI1 _ R X1+ GND GND
D2-
3
H D MI1 _ R X2- 150 ohm, H D MI1 _ R XC+
R52 0J
H 1 R XC+ [7]
2 4 7 4 5
G2 D2 Shield 1 ESD 3A 3Y
SHELL2 D2+ H D MI1 _ R X2+
5 6
4A 4Y R53 0J
H D MI1 _ R XC- H 1 R XC- [7]
2 B C 0 019021
1
1
V A R1
V A R2
. .
. .
2
R55 R56 R57 R58 R59 R60 R61 R62
Swap the position of RX0 & RX2 for HDMI layout trace 03/12 10K J 10K J 10K J 10K J 10K J 10K J 10K J 10K J
+5V +5V_HDMI1 +5V
Modify 20081105
Swap the position of RX0 & RX2 for HDMI layout trace 03/12
DN5 B AV7 0
A1 A2 R211 HDMI m
HDMI_DDC
4.7K
Layout
--3/12
J
RTD suggect 10K 03/12

0 R63
W P _ MC U [2 ,4 ,7 ]
C35 R64 R65
U7 4.7K4.7K
0 .1 U K1
A0 VCC
8 MCU_DDC_W rite control
2 7
A1 WP H 1_WP
Hot Plug Detect CKT
3
A2 SCL
6 H 1 _ SCL [ 7 ] HDMI
4
GND SDA
5 H1_SDA [7]
_connector
AT2 4 C 0 2 N - 1 0SU-1.8 [ 7 ] H P _ D ET1 H 1 _ H P D _ CTRL [ 7 ] C abl e Detection
MCU
NC_47 R66 C o n dition L B AD C _ IN2
H 1_WP N o c able 2 .5 V
DDC_WP V G A On l y
H D MI On l y
1 .9 1V
1 .1 3V
D V I On l y 0 .7 9V
+5V
R212
12K
DVI_HPD_CTRL(From MCU)
39K R213
[ 2 ] V G A_ C AB C AB _ D ET [7]
1.Initial→HPD=Hi→DDC_protected & Graphic_Card connected

2.Cable connected→HPD=Hi→DDC_protected 10K R214 C140
3.Debug_BD connected→HPD=Low→DDC_writeable H 1 _ DET
0 .1 U K
4.HDMI_HPD_CTRL=Low→DDC writeable and Graphic_Card cant Linkable [ 4 ] H 2 _ DET
5.6K J R215
R216
12K
20081208 MODIFY
41
Hot Plug Detect CKT
HDMI
_connector
[ 7 ] H P _ D ET2 H 2 _ H P D _ CTRL [ 7 ]
MCU
NC_47 R67
H 2_WP
+5V +5V_HDMI2
DDC_WP
D N6 B AV7 0
DVI_DDC
A1 A2
J
R68
C36
U8
R69 R70
W P _ MC U [2 ,3 ,7 ] DVI_HPD_CTRL(From MCU)
4.7K4.7K 0
0 .1 U K1
A0 VCC
8 MCU_DDC_W rite control
2
A1 WP
7
H 2_WP
1.Initial→HPD=Hi→DDC_protected & Graphic_Card connected
3
A2 SCL
6 H 2 _ SCL [7] 2.Cable connected→HPD=Hi→DDC_protected
4
GND SDA
5 H 2 _ S DA [ 7 ] 3.Debug_BD connected→HPD=Low→DDC_writeable
AT2 4 C 0 2 N - 10SU-1.8 4.HDMI_HPD_CTRL=Low→DDC writeable and Graphic_Card cant Linkable
DVI/I 15 0 ohm
ESD
J4
Modify 20090114
H P _ D ET2 [ 7 ]
25 R71 150 R73 22
R H 2 _ DET [ 3 ] U9 R C L AMP 0 524P
26
G H 2 R X0- [7]
B
27 +5V_HDMI2 H D MI2 _ R X0-
T3
29 1 10 1 8
RGB GND 28 1A 1Y R74 22
HSYNC U10 R C L AMP 0 5 24P
8 H D MI2 _ R X0+ 2 9 2 7
VSYNC 2A 2Y Z90 H 2 R X0+ [ 7 ]
15
SYNC GND 6 C37 1 10 R76 1K 3 8 3 6 R78 22
DDC SCL 1A 1Y GND GND
7 H D MI2 _ R X1-
DDC SDA H 2 R X1- [ 7 ]
14 0 .1 U K 2 9 R79 0J 4 7 4 5
+5V 2A 2Y 3A 3Y
16
HPD 3 8 5 6 R80 22
GND GND H D MI2 _ R X1+ 4A 4Y
11
1/3shield R81 75 H 2 R X1+ [ 7 ]
3 4 7
2/4shield 3A 3Y H2_SDA [7] R85 22
19
0/5shield R84 75 U11 R C L AMP 0 524P
22 5 6
clk shield 4A 4Y H 2 _ SCL [ 7 ] T4 H 2 R X2- [7]
H D MI2 _ R X2-
18 1 10 1 8
DAT0+ H D MI2 _ RX0+ 1A 1Y
DAT0-
17
H D MI2 _ R X0- R81, R84 I2C, R86 22
10 2 9 2 7
DAT1+
9
H D MI2 _ RX1+ ESD H D MI2 _ R X2+ 2A 2Y Z90
H 2 R X2+ [ 7 ]
DAT1- H D MI2 _ R X1-
2 3 8 3 6 R89 22
DAT2+ H D MI2 _ RX2+ GND GND
1 H D MI2 _ R XC+
DAT2- H D MI2 _ R X2- H 2 R XC+ [ 7 ]
13 4 7 4 5
DAT3+ 12 3A 3Y
DAT3- R90 22
5 H D MI2 _ R XC- 5 6
DAT4+ 4 4A 4Y
DAT4- H 2 R XC- [ 7 ]
21
DAT5+
20
DAT5-
clk+
23
H D MI2 _ R XC+
TP25 AVDDE_3V3
clk-
24
H D MI2 _ R XC- +3.3V NC REPEATER ISSUE 20090113
L6 Z30
1
V A R3
DVI/O
D VI 57 R92 R93 R94 R95 R96 R97 R98 R99
. .
R 58
G
B
59 AVDDE_3V3 NC\10K
10K
J J 10K J 10K J 10K J 10K J 10K J 10K J
2
61
RGB GND 60
HSYNC
H D MI2_RX 1-
H D M I2_RX C-
H D MI2_RX 1+
H D MI2_RX 0+
H D M I2_RX C+
VSYNC
40 Swap the position of RX0 & RX2 for HDMI layout trace 03/12
H D M I2_RX 0-
47
SYNC GND
38
DDC SCL 39
DDC SDA 46
+5V
HPD
48 AVDDE_3V3 RTD suggect 10K 03/12
43
1/3shield 35
2/4shield 51 R101
0/5shield 3K
54
clk shield
AVDDE_3V3
40
39
38
37
36
35
34
33
32
31
50 R102
DAT0+ R XOO0+
49 10K
RX1+
RX0+
RXC+
VCC
GND
VCC
GND
RX1-
RX0-
RXC-
DAT0- R XOO0-
42 R XOO1+ G1
DAT1+ G1
41 R XOO1-
DAT1- 34 1 30
DAT2+ R XOO2+ H D MI2 _ R X2- RX2- VSADJ
33 TP34
DAT2- R XOO2-
45 H D MI2 _ R X2+ 2 29
DAT3+ 44 RX2+ RSCL TP35
DAT3-
37 3 28
DAT4+ 36 AVDDE_3V3 GND RSDA
DAT4-
53 4 27
DAT5+ VCC VCC
DAT5-
52
55 R103
R104 10K
5 TMDS141RHAR 26
AVDDE_3V3
clk+ R XOOC + I2CEN GND
56 10K R105 10K
clk- R XOOC -
[ 7 ] D VI_ R _ D N 6 25
OEB OVS
7 24
GND
GND
GND
GND
PRE U12 VCC TP36

8 23
R106 GND TSDA TP37
G1
G2
G3
G4
NC\0 9 22
R XOT2+ TX2+ TSCL
10 21
R XOT2- TX2- GND C38 C39 C40 C41 C42 C43 C44 C45 C46 C47
TXC+
TX1+
TX0+
TXC-
GND
GND
TX1-
TX0-
VCC
VCC
C48
0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 10U K
11
12
13
14
15
16
17
18
19
20
U13 R C L AMP 0 5 24P
R XOT0-
R XOO0-
1 10
1A 1Y
R XOO0+ 2 9
2A 2Y R XOT0+
RX OT1-
RX OT0-
RX OTC-
RX OT1+
RX OT0+
RX OTC+
3 8
GND GND
R XOO1- R XOT1-
4 7
3A 3Y
R XOO1+ 5 6
4A 4Y
R XOT1+ AVDDE_3V3
U14 R C L AMP 0 5 24P

R XOT2-
R XOO2-
1 10
1A 1Y
R XOO2+ 2 9
2A 2Y R XOT2+
3 8
GND GND
R XOOC - R XOTC-
4 7
3A 3Y
R XOOC + 5 6
4A 4Y
R XOTC+
42
+3.3V
R111 R112
4.7K 4.7K
R113 R114
[ 7 ] L B A D C _ I N1 ME NU [ 7 ] L B A D C _ I N2 P L US
0 0
R115 R116
M I NUS SEL
4.7K 4.7K
1
C51 C52
VAR4 VAR5
. .
. .
0 .1U K 6 .5 V 1 50PF 0 .1U K 6 .5 V 1 50PF
2
TP27
TP28
TP29
TP30
TP31
TP32 +3.3V Modify 20081105
TP33
+3.3V +3.3V
R217
4.7K
R117 TP205
4.7K
TP204
TP203
E
R118 10K B 2 N3 9 06S TP202
[ 7 ] L E D _ O RG Q2 R119
150 O R G _ O UT TP201
C
C53 2K61185108
R120 R121 1K M E NU_ O 8
4.7K 0 .1 U K R122 1K SEL_O 7
R123 1K P W R _O 6
E
R124 1K P L US _O 5
R125 10K 2 N3 906S C54 R126 1K M I NUS _ O
[7] L ED_GRN B 4
Q3 R127 L E D _O 3
150 0 .1 U K B L UE _ O UT LED_B 2
C
C55 C56 C57 C58 C59 J6
Near Scaler 0 . 1 U K 0 .1 U K 0 .1 U K 0 . 1 U K 0 .1 U K
M I N US
P L US
[7] P W R
SEL
ME NU
1
VAR6 VAR7 VAR8
. .
. .
. .
6 .5 V 150PF 6 .5 V 1 50PF NC _ 6 .5 V 1 5 0PF
1
Modify 20081105 VAR9
. .
NC _ 6 .5 V 1 5 0PF
1
V A R 10
. .
NC _ 6 .5 V 1 5 0PF
1
2
VAR11
. .
1
NC _ 6 .5 V 1 5 0PF
VAR12
. .
2
NC _ 6 .5 V 1 5 0PF
2
43
TP105
LCD_POW ER
J8
1 2
3 4
5 6 TP106
7 8
9 10 TP107
10b_O4_8b_O3+ [7]
TP108 11 12 TP109
[7] 10b_O4_8b_O3- 10b_O3_8b_OC+ [7]
TP110 13 14 TP111
[7] 10b_O3_8b_OC- 10b_OC_8b_O2+ [7]
TP112 15 16
[7] 10b_OC_8b_O2-
TP113 17 18 TP114
[7] 10b_O2_8b_O1+ 10b_O2_8b_O1- [7]
19 20 TP115
10b_O1_8b_O0+ [7]
[7] 10b_O1_8b_O0- TP116 21 22 TP117
10b_O0_8b_E3+ [7]
TP118 23 24
[7] 10b_O0_8b_E3-
TP119 25 26 TP120
[7] 10b_E4_8b_EC+ 10b_E4_8b_EC- [7]
TP121 27 28 TP122
[7] 10b_E3_8b_E2+ 10b_E3_8b_E2- [7]
TP123 29 30 TP124
[7] 10b_EC_8b_E1+ 10b_EC_8b_E1- [7]
31 32 TP125
10b_E2_8b_E0+ [7]
+5V+12V [7] 10b_E2_8b_E0-
TP126
TP127
33
35
34
36 TP128
[7] 10b_E1+ 10b_E1- [7]
TP129 37 38 TP130
[7] 10b_E0+ 10b_E0- [7]
39 40
L8 L9
NC_Z30Z30
Q4
AO4403
3 8 LCD_POW ER
2 7
1 6
1
R132 5 R133 C63
10K C60 C61 10K C62 +
0.1U K 2200P K 0.1U K
4
2
22U 25V
R134
2.2K
3
Q5
2 LCD_ON [7]
C 3
DTC144EE
1
B 2 1 E
44
+3.3V
AVDD_3V3
U23 Modify 20081105 +12V Close to J16 VOL_ON 4572
R135
1 16 C141
AVDD_3V3
R204 R206 R207
1K 6 7 8 B JT9
[9] S P I_ S W ITC H S VCC 0 .1 U K
15
OE# GND
8
V OL _ AD J [8]
R136 R137 : ; < Init ial High
4 2 R138 NC_0
S P I_ C L K _W 1A 1B1 S P I_ C LK 1K 10K 3K
3 4.7K 4.7K
R205
C
1B2 S W _ S P I_ S CLK [ 9 ] C138 R208
S P I_ D I_ W 7 5
2A 2B1 S P I_ D I R139 Q12 1U K 8.2K
6 V OL U ME B
2B2 S W _ S P I_ S I [ 9 ] 1K 2 N 3 904S VOL _ ON [8]
S P I_ D O_ W 9 11
3A 3B1 S P I_ D O
C
10 Q6
3B2 S W _ S P I_ S O [ 9 ] 2K
E
12 14 R140 B
S P I_ C E _ W 4A 4B1 S P I_ C E
13 R203
4B2 S W _ S P I_ C S [ 9 ] R141
NC_0 4.7K 4.7K 2N3904S
E
S N 7 4 C B TL V3 257PWR [1] P OW R _ B L _ ON
R219 Modify 20081105
NC_0 R142
C
Q7
B L _ ON
AVDD_3V3 R220
B
4.7K
2 N 3 904S
4.7K
E
TP58 AVDD_3V3 BL_ON % & P101 (PUSH PULL),

→ 1.2V
V OL U ME
+3.3V BRT_ADJ % 51029
L10 Z30 R144
6 7 8 BJT 9 : ; < I nitial High
4.7K Modify 20081105 AVDD_3V3 VCC_1V2
L C D _ ON [ 6 ] LCD_ON $P97
TP59 VCC_1V2 % & P70(PU SH PULL)
+1.2 [1] B R T_ AD J
R145 4.7K C65 C66
L11 Z30
1
PWM0
C67 + R146
0 .1 U K 0 .1 U K AVDD_3V3
1K R147
[6]
1 0 U 25C R218
R148
[6]
[6]
[6]
[6]
[6]
[6]
[6]
NC_0 4.7K
1 0 b_E 4_8b_E C+ [ 6 ]
1 0 b_O0_8b_E 3-[ 6 ]
[6]
4.7K
[1] P OW R _ ON
1 0b_E 2_8b_E 0-
1 0 b_E C_8b_E 1-
1 0b_E 3_8b_E 2-
1 0 b_E 4_8b_E C-
1 0 b_O1_8b_O0-
1 0 b_O2_8b_O1-
1 0 b _OC_8b_O2-
1 0 b _O3_8b_OC-
1 0 b_O4_8b_O3-
1 0b_E 2_8b_E 0+
1 0 b_E C_8b_E 1+
1 0b_E 3_8b_E 2+
1 0b_O0_8b_E 3+
1 0 b_O1_8b_O0+
1 0 b_O2_8b_O1+
1 0 b _OC_8b_O2+
1 0 b _O3_8b_OC+
1 0 b_O4_8b_O3+
R168 100 Mo d u l e _ PWR_En [ 8 ]
R150
C
+3.3V Add POWR_ON 0715 Q8
B AVDD_3V3
1 0b_E 0-
1 0b_E 1-
1 0b_E 0+
1 0b_E 1+
C74 = > q ?,
2 N 3 904S
S P I_ D O_ W 4.7K 0 .1 U K @ A B CD
E
R152
R149 U15 S P I_ C E _ W
10K L E D _ ORG [5]
1 8
2 CE# VDD 7 4.7K
SO HOLD# L E D _ GRN [5]
W P _ FL AS H 3 6
WP# SCK S P I_ C L K _W
4
VSS SI
5
S P I_ D I_ W B IOS _ U P L OAD [ 9 ] +3.3V
R151
AVDD_3V3
C 69 1U K
W 2 5 X2 0 VS N IG C68
4.7K R153
4.7K R154
R 1 55
NC_10K
Flash
102
101
100
0 .1 U K
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
U16
4.7K
SD3/ SPDIF3/TCON[10]/GPIO/PWM0/AR3P
GPIO/PWM4/TCON[12][3]/AG1P
GPIO/PWM2/TXE0+_10b/AG2P
DCLK/GPIO/PWM0/TXE1+_10b/AG3P
DENA/TXE0+_8b/TXE2+_10b/ACLKP
ARED1/ARED3/TXE1+_8b/TXEC+_10b/AB1P
ARED3/ARED5/TXE2+_8b/TXE3+_10b/AB2P
ARED5/ARED7/TXEC+_8b/TXE4+_10b/AB3P
ARED7/AGRN3/TXE3+_8b/TXO0+_10b/BR1P
AGRN1/GPIO/AGRN5/TXO0+_8b/TXO1+_10b/BR2P
AGRN3/GPIO/AGRN7/TXO1+_8b/TXO2+_10b/BR3P
AGRN5/GPIO/ABLU3/TXO2+_8b/TXOC+_10b/BG1P
AGRN7/GPIO/ABLU5/TXOC+_8b/TXO3+_10b/BG2P
ABLU1/ GPIO/ABLU7/TXO3+_8b/TXO4+_10b/BG3P
VCCK
ABLU2/SPDIF3/SD3/TCON[10][8]/GPIO/PWM1/PWM5/BCLKP
ABLU4/SPDIF1/SD1/TCON[ 7][3]/GPIO/IICSCL/BB1P
ABLU6/MCK/TCON[5][9]/GPIO/BB2P
WS/TCON[7][1]/GPIO/PWM1/BB3P
DHS/TXE0-_8b/TXE2-_10b/ACLKN
ARED0/ARED2/TXE1-_8b/TXEC-_10b/AB1N
ARED2/ARED4/TXE2-_8b/TXE3-_10b/AB2N
ARED4/ARED6/TXEC-_8b/TXE4+_10b/AB3N
ARED6/AGRN2/TXE3-_8b/TXO0-_10b/BR1N
GPIO/PWM5/TCON[0]/AG1N
GPIO/PWM3/TCON[11][6]/TXE0-_10b/AG2N
DVS/GPIO/PWM1/TXE1-_10b/AG3N
PGND
PVCC
AGRN0/GPIO/AGRN4/TXO0-_8b/TXO1-_10b/BR2N
AGRN2/GPIO/AGRN6/TXO1-_8b/TXO2-_10b/BR3N
AGRN4/GPIO/ABLU2/TXO2-_8b/TXOC-_10b/BG1N
AGRN6/GPIO/ABLU4/TXOC-_8b/TXO3-_10b/BG2N
ABLU0/ GPIO/ABLU6/TXO3-_8b/TXO4-_10b/BG3N
TCON[6][12]/GPIO/PWM3/BCLKN
ABLU3/SPDIF2/SD2/TCON[ 9][11]/GPIO/IICSDA/BB1N
ABLU5/SD0/SPDIF0/TCON[13][3]/GPIO/BB2N
ABLU7/SCK/TCON[4][2]/GPIO/BB3N
U17
R156 R157 R158 R159 R160 R161 8 1
VCC A0
4.7K
4.7K
4.7K
4.7K
4.7K
4.7K
7 2
WP A1
[ 1 ] IN V_ 1 6 3
SCL A2
[ 1 ] IN V_ 2 AVDD_3V3
H _ D _ IIC _ SEL 5 4
R45 SDA GND
[ 4 ] D VI_ R _ D N
4.7K AT2 4 C 1 6 AN - 1 0SJ-1.8
[ 8 ] VOL _ SEL2
[ 8 ] VOL _ SEL1
R 1 62
R 1 63
R 1 64
R 1 65
R 1 66
R 1 67
NC_10K
NC_10K
NC_10K
NC_10K
NC_10K
NC_10K
I R [8] buffer for HDCP and user data
D_Enable [ 9 ]
103
SD2/SPDIF2/TCON[8]/GPIO/IICSCL/PWM1/AR3N SD0/SPDIF0/TCON[0][7]/GPIO/IrDA
64
C70 0 .1 U K
AVDD_3V3
104 63 I2 C _ S CL [ 8 ,9 ]
SD1/SPDIF1/TCON[5]/GPIO/IRQ/IICSDA/AR2P TCON[1][8]/PWM2/GPIO
AVDD_3V3 C71 0 .1 U K 105
SD0 / SPDIF0 / TCON[9] / GPIO / AR2N PVCC
62
106
PVCC PGND
61 C72 0 .1 U K VCC_1V2
107 60 I2 C _ S D A [8 ,9 ]
108 PGND VCCK 59
MCK/TCON[7]/GPIO/AR1P TCON[3][5]/DDCSDA1/GPIO TX [9]
Hot Plug Detect [ 3 ] H 1 _ H P D _ CTRL 109
SCK/TCON[3]/GPIO/AR1N TCON[7][10]/DDCSCL1/GPIO
58 RX [9] +12V +5V
110 57
Pin 111 Pin 112, F/W [ 4 ] H 2 _ H P D _ CTRL
111
WS/TCON[6]/GPIO/SDT TCON[9][11]/B-ADC2/IICSDA/GPIO
56
SD0/SPDIF0/TCON[4]/GPIO/SPDIF1 TCON[1][4]/B-ADC1/IICSCL/GPIO
Should Set Open Drain Pin 112
SD1/ SPDIF1/TCON[9]/GPIO/WS TCON[0][5]/BADC0/PWM1/PWM5/GPIO
55 C AB _ D ET [ 3 ]
R222
113 54 R221
W P _ FL AS H SD2/SPDIF2/TCON[1][11]/GPIO/IrDA/SCK A-ADC4/GPIO 5 V_ D ET
114 53 10K
[2 ,3 ,4 ] W P _ MC U SD3/SPDIF3/TCON[13]/GPIO/VCLK/MCK A-ADC3/GPIO 1 2 V_ DET
115 52 AVDD_3V3 4.7K
RTD 2 4 8 2 D
S P I_ CLK SPI_SCLK/SeriesData A-ADC2/GPIO L B AD C _ IN 1 [5]
+3.3V AVDD_3V3 S P I_ D I 116
SI/MCU_SCLK A-ADC1/GPIO
51 L B AD C _ IN 2 [5]
R224 20081211 CHANGE 1.99V
R169 S P I_ D O 117
SO/SCSB A-ADC0/VCLK/GPIO
50 P W R [5]
C73 0 .1 U K
5 V_ D ET

VCC_1V2 S P I_ CE 118 49 1 2 V_ DET
C75 0 .1 U K R170 4.7K CEB/IRQB LS_ADC_VDD TP66 R223
119 48
120 GPIO/PWM5/SPDIF1 AUDIO_HOUTR/V8 _0/PWM0/GPIO 47 TP67 R224
[9] S C AL AR _ R E S ET VCCK AUDIO_HOUTL/V8_1/SD0/GPIO
K
121 46 C76 1U K 2K
4.7K [ 2 ] D S U B _ S CL DDCSCL3/GPIO/AUX-CH_P1 AUDIO_SOUTR/V8_2/MCK/GPIO R _ L i ne_out [ 8 ]
A
T Z MC6V 2
T Z MC6V 2
122 45 C77 1U K D9 D10 4.7K
[2] DSUB_SDA DDCSDA3/GPIO/AUX-CH_N1 AUDIO_SOUTL/V8_3/SCK/GPIO L _ L ine_out [8]
D _SDA 123 44
ZD3 DDCSDA2/GPIO/AUX-CH_N0 SPDIF3/AUDIO_REF/V8_4/WS/GPIO TP68
D _ S CL 124 43
DDCSCL2/GPIO/AUX-CH_P0 LINE_INR/V8_5/IICSDA/GPIO
TP 65
N C _ TZMC 6 V2 125 42
RESETB LINE_INL/V8_6/IICSCL/GPIO
A
126 41 +3.3V
DP_VDD/TMDS_VDD2
CEC/GPIO/PWM1/SPDIF2 V8_7/GPIO
K
DP_GND/TMDS_GND
XO
TP 64
C78 127 40
DP_VDD/TMDS_VDD
R171 XI 128 XO VCLK/AVS1 39
10U K XI GPI/V8_0/AHS1
LANE3N/RXCN_0
LANE3N/RXCN_1
GPI/SOG1 / V8_3
LANE0N/RX2N_0
LANE1N/RX1N_0
LANE2N/RX0N_0
LANE3P/RXCP_0
LANE0N/RX2N_1
LANE1N/RX1N_1
LANE2N/RX0N_1
LANE3P/RXCP_1
NC_27K
LANE0P/RX2P_0
LANE1P/RX1P_0
LANE2P/RX0P_0
LANE0P/RX2P_1
LANE1P/RX1P_1
LANE2P/RX0P_1
GPI/G1+ / V8_4
U24
GPI/B1+ / V8_6
GPI/G1- / V8_5
GPI/B1- / V8_7
GPI/R1+/V8_1
GPI/R1-/V8_2
TMDS_REXT 1 8
SDA +Vs
ADC_GND
ADC_VDD
[ 3 ] CEC C79 2 7 R225 4.7K
SCL A0
SOG0
10U K
10/30 ' ,-. R172
AHS0
AVS0
G0+
R0+
B0+
G0-
R0-
Audio OUTPUT TO AMP
B0-
C142 3 6 R226 4.7K
G1
IC / 0 1 2 3 P ULL HIGH 4.7K O.S. A1
0 .1 U K4 5 R227 4.7K
GND A2
Closed to MCU
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Y 1 2 7 MH Z G751
R228
R173 NC_10M J foot print 7A02553A0E_1

NC_4.7K
C80 C81 AVDD_3V3 BOM hip
3]
3]
[3]
3]
[3]
[3]
3]
3]
4]
4]
[4]
4]
[4]
[4]
[ 4C]
[4]
[ 2+]
2]
[2]
[2]
[2]
B NC_P[B2-]
[ 2+]
[ 2-]
8]
8 ]]
[8]
[8]
[8]
[8]
7A.02482.00E (OD)/7A.02482.A0E (NO OD)
V S Y NC
H 1RX 0-
H 1RX 1-
H 1RX[ 2-
H 1 RX[C-
H 2RX 0-
H 2RX[ 1-
H 2RX[ 2-
H 2 RX[C-
B LUE -
G R E E[N-
S OG
R E D-
B N C _S OG
B N C _P[R-
H 1RX 0+
H 1RX 1+
H 1RX [2+
H 1 RX C+
H 2RX 0+
H 2RX [1+
H 2RX [2+
H 2 RX C+
G R E E N+
R E D+
B N C _Y +
B N C _P R+
[[ 8
B N C _Y
B LUE
B NC_P B
H SYN
Pin 118 10P K 10P K R229
PW ON Latch: -->3.3V Layout !"#

Internal MCU :Pull Low NC_4.7K
External MCU :Pull Hihg

R230
C82
10U K
VCC_1V2
NC_4.7K
Pin 119
+5V Pull up- normal mode C83 C84
Modify 20081105
C85
Pull down- scan mode 10UF i, C86
10U K
0 .1 U K 0 .1 U K
-p ull up, DP/3 .3V 0 .1 U K
C87 Pin GPIO,
0 .1 U K
outp ut
U18
16 1 H 2 _ S DA [ 4 ]
VDD by
AVDD_3V3
D _SDA 15 2 H 1 _ S D A [3]
b bx
D _ S CL 14 3
a cy R174
[ 4 ] H 2 _ SCL 13
ay c
4 6.2K 3/14 RTD ' TMDS(), 24xx , IC Layout,
* Layout +(
[ 3 ] H 1 _ S CL 12
ax cx
5 LQFP- 128QFP-128
11
A INH
6
R175

10
B VEE
7 NC_6.2K
9 8
C VSS
7 4 H C 4 0 53PW
H _ D _ IIC _ SEL
45
U1 9
1 8
NC IN
TO TOUCH PANEL MODULE
1U K
+12V
1U K
2 7
CP+ NC
J9 +12V 3 6
C88
TP132 L12 Z30 GND NC -5V_Module
1U K
1
C89
1
2 4 5
2 TP133 L13 Z30 CP- OUT
2 K6 1185102
C90
G5931
1
C91 C92
0 .1 U K L14 Z30
+
+5V_Module
L15
2
Z30
+12V_Module 2 2 U 2 5V
Q9
AO4403
3 8
2 7
1 6
1
R176 5 R177 C98
10K C95 C96 10K C97 +
0 .1 U K 2200P K 0 .1 U K
4
2
2 2 U 2 5V
D 3
R178
TO FAN & THERMAL SENSOR MODULE TO YPBPR MODULE
2.2K
G2 1 J10 +3.3V J1 1
S 1 TP134 L16 Z30 1 TP135
1 TP136 L17 Z30 TP137 L18 Z30
2
2 2
+5V_Module
3
Q10
3
4
3
4
TP138
TP140
I2 C_ SCL [7 ,9 ]
I2 C_ SDA [7 ,9]
3
4
TP139
TP141
L19
Y
Z30
-5V_Module Close to Scalar pin
2 C99 5 TP142 Pb R179 100 C100 0 .0 4 7 U 16V
Mo d u le _ PWR_En [7] 0 .1 U K B NC_ PR+ [7]
2 K6 1185104 6 TP143 Pr
C R180 C101
3 B NC_ SO G [ 7 ]
NC_ 2 K6 1 185106
DT C1 4 4EE 75 4 .7 P C R181
1
R182 100 C102 0 .0 4 7 U 16V NC

B NC_ PR- [7]
B 2 1 E
J1 2 +12V_Module C103
0 .1 U K
C104
0 .1 U K
R183 100 C105 0 .0 4 7 U 16V
1 TP144
L20 Z30
1 TP145 R184 100 C106 0 .0 4 7 U 16V
2 B NC _ Y+ [7]
2 L21 Z30
2 K6 1185102 R185 C108
1
+5V C107
0 .1 U K
C109
+
75
4 .7 P C
J1 3 R186 100 C110 0 .0 4 7 U 16V
B NC _ Y- [7]
1 TP146
1
2
2 TP147 R187 100 C111 0 .0 4 7 U 16V
2 B NC_ PB+ [7]
2 2 U 2 5V
2 K6 1185102 R188 C112
75
4 .7 P C
C139 R189 R190 100 C113 0 .0 4 7 U 16V
0 .1 U K 10K B NC_ PB- [7]
S
G
TO LAMP LIGHT SENSOR MODULE
R209 AO3401L +5V_Module J1 4 +3.3V
D
2.2K Q11 L23 Z30 1 TP148 L22 Z30

1 TP149 L24 Z30
2
2 TP150
3 I2 C_ SCL [7 ,9]
3
1
C114 C115 4 TP151

0 .1 U K 4 I2 C_ SDA [7 ,9] C116
R1 9 1 +
3
Q13 100K 2 K6 1185104 0 .1 U K

L25 Z30
2
[7] Mo d u le _ PWR_En 2
2 2 U 2 5V
L26 Z30
DT C1 44EE
1
Au d io _ G ND
TO IR/LIGHT SENSOR MODULE
TO AUDIO MODULE AUDIO INTERFACE

J1 6
1 TP71
1 Au d io _ G ND
2
2 TP72 L27 Z30 J1 8
3 +12V
3 TP73 L28 Z30 TP152
4
4
5 TP74 +5V_Module
R_ L in e_out [7]
1
2
5 TP75 TP153 L29 Z30
6
6
7 TP76
L _ L ine_out [ 7 ]
VO L _ SEL1 [ 7 ]
3
4 +5V
7 TP77 TP154 L30 Z30
8 VO L _ SEL2 [ 7 ] 5 IR [7]
8 TP78
9 V O L _ ADJ [7] 6 I2 C_ SCL [7 ,9]
9 TP79 TP155
10 VO L _ O N [7] 7 I2 C_ SDA [7 ,9]
10
2 K6 1185110 2 K6 1 185107
C123 C124 C125 C126 C127 C128 C131 C133

0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K 0 .1 U K NC _ 0 .1 U K 0 .1 U K
46
Modify 20081024
+3.3V U25 MS P 4 3 0F21x2
TEST 1 28
TEST/SBWTCK P1.7/TA0.2/TDO/TDI
1
2 27
C143 DVcc P1.6/TA0.1/TDI/TCLK
+ 3 26
C144 1 0U 25C P2.5/Rosc/CA5 P1.5/TA0.0/TMS S W _ S P I_SCLK
4 25
0 .1 U K DVss P1.4/SMCLK/TCK S W _ S PI_SI
5 24
Xout/P2.7/CA7 P1.3/TA0.2
2
C145 6 23
RESET 7 Xin/P2.6/CA6 P1.2/TA0.1 S W _ S PI_SO
22
R231 47K RST/NMI/SBWTDIO P1.1/TA0.0/TA1.0 S W _ S P I_CS
8 21
NC_27P J P2.0/ACLK/A0/CA2 P1.0/TACLK/ADC10CLK/CAOUT
9 20
Y2 P2.1/INCLK/SMCLK/A1/CA3 P2.4/TA0.2/A4/V(e)ref+/CA1
C146 10 19 B I O S _ UP L OAD [ 7 ]
P2.2/TA0.0/A2/CA4/CAOUT P2.3/TA0.1/A3/V(e)ref-/CA0
NC _ 3 2 .7 6 8 K HZ 11 18
P3.0/UCB0STE/UCA0CLK/A5 P3.7/TA1.1/A7
12 17
NC_27P J P3.1/UCB0SIMO0/UCB0SDA P3.6/TA1.0/A6 P3_5_RXD
13 16
P3.2/UCB0SOMI/UCB0SCL P3.5/UCA0URXD/UCA0SOMI P3_4_TXD
14 15
P3.3/UCB0CLK/UCA0STE P3.4/UCA0TXD/UCA0SIMO
[ 7 ] S W _ S PI_CS R232 NC_0
[ 7S] W _ SPI_SO R233 NC_0
RX [7]
0 R234 R235 NC_0
S C A L A R _RESET [ 7 ] [ 7S] W _ S PI_SI TX [7]
S P I _ S W I TCH [ 7 ]
0 R301
J19
+3.3V TEST
TP157
TP158
1
1
2
R236 0 RESET TP159 2
[7] S W _ S P I_CS 3
R237 0 R238 0 TP160 3
[7] S W _ S PI_SI I 2 C _ S DA [ 7 ,8 ] 4
R239 0 R240 0 4
[7] S W _ S PI_SO I 2 C _ SCL [ 7 ,8 ]
[7] S W _ S P I_SCLK R241 0 2K61185104
R242 NC_0
+3.3V
U26
[ 7 ] RX 1 8
R VCC
R249 NC_0 2 7 B
/RE B
+3.3V 3
DE A
6 A
[ 7 ] D _ E nable [ 7 ] TX 4 5
D GND
R243 NC_0 S N6 5 HV D 1 2 D
R250 C147
0 0 .1 U K
R244 R245 R246
0 4.7K 4.7K
G3
G1
J15
1
U22
6
1 20 TP162 2
0 .1U K C117 /EN /PWRDN R247 33
2 19 7
0 .1 U K C118 C1+ VCC A TP163
3 18 3
V+ GND
4 17 8
0 .1U K C119 C1- DOUT1 B R248 33
5 16 4
C2+ RIN1
6 15 RX [7] 9
0 .1 U K C120 C2- ROUT1
7 14 TX [7] 5
V- NC
8 13
DOUT2 DIN1
9 12 10
RIN2 DIN2
10 11 15
ROUT2 NC
11
MA X 3 222CPWR 16
12
17
13
18
TP164 14
1
+ 10U 25C
G4
G2
C121
C122
2
0 .1 U K
47
Modify 20081024
+3.3V
U25 MS P 4 3 0F21x2
TEST 1 28
TEST/SBWTCK P1.7/TA0.2/TDO/TDI
1
2 27
C143 DVcc P1.6/TA0.1/TDI/TCLK
+ 3 26
C144 1 0U 25C P2.5/Rosc/CA5 P1.5/TA0.0/TMS S W _ S P I_SCLK
4 25
0 .1 U K DVss P1.4/SMCLK/TCK S W _ S PI_SI
5 24
Xout/P2.7/CA7 P1.3/TA0.2
2
C145 6 23
RESET 7 Xin/P2.6/CA6 P1.2/TA0.1 S W _ S PI_SO
22
R231 47K RST/NMI/SBWTDIO P1.1/TA0.0/TA1.0 S W _ S P I_CS
8 21
NC_27P J P2.0/ACLK/A0/CA2 P1.0/TACLK/ADC10CLK/CAOUT
9 20
Y2 P2.1/INCLK/SMCLK/A1/CA3 P2.4/TA0.2/A4/V(e)ref+/CA1
C146 10 19 B I O S _ UP L OAD [ 7 ]
P2.2/TA0.0/A2/CA4/CAOUT P2.3/TA0.1/A3/V(e)ref-/CA0
NC _ 3 2 .7 6 8 K HZ 11 18
P3.0/UCB0STE/UCA0CLK/A5 P3.7/TA1.1/A7
12 17
NC_27P J P3.1/UCB0SIMO0/UCB0SDA P3.6/TA1.0/A6 P3_5_RXD
13 16
P3.2/UCB0SOMI/UCB0SCL P3.5/UCA0URXD/UCA0SOMI P3_4_TXD
14 15
P3.3/UCB0CLK/UCA0STE P3.4/UCA0TXD/UCA0SIMO
[ 7 ] S W _ S PI_CS R232 NC_0
[ 7S] W _ SPI_SO R233 NC_0
RX [7]
0 R234 R235 NC_0
S C A L A R _RESET [ 7 ] [ 7S] W _ S PI_SI TX [7]
S P I _ S W I TCH [ 7 ]
0 R301
J19
+3.3V TEST
TP157
TP158
1
1
2
R236 0 RESET TP159 2
[7] S W _ S P I_CS 3
R237 0 R238 0 TP160 3
[7] S W _ S PI_SI I 2 C _ S DA [ 7 ,8 ] 4
R239 0 R240 0 4
[7] S W _ S PI_SO I 2 C _ SCL [ 7 ,8 ]
[7] S W _ S P I_SCLK R241 0 2K61185104
R242 NC_0
+3.3V
U26
[ 7 ] RX 1 8
R VCC
R249 NC_0 2 7 B
/RE B
+3.3V 3
DE A
6 A
[ 7 ] D _ E nable [ 7 ] TX 4 5
D GND
R243 NC_0 S N6 5 HV D 1 2 D
R250 C147
0 0 .1 U K
R244 R245 R246
0 4.7K 4.7K
G3
G1
J15
1
U22
6
1 20 TP162 2
0 .1U K C117 /EN /PWRDN R247 33
2 19 7
0 .1 U K C118 C1+ VCC A TP163
3 18 3
V+ GND
4 17 8
0 .1U K C119 C1- DOUT1 B R248 33
5 16 4
C2+ RIN1
6 15 RX [7] 9
0 .1 U K C120 C2- ROUT1
7 14 TX [7] 5
V- NC
8 13
DOUT2 DIN1
9 12 10
RIN2 DIN2
10 11 15
ROUT2 NC
11
MA X 3 222CPWR 16
12
17
13
18
TP164 14
1
+ 10U 25C
G4
G2
C121
C122
2
0 .1 U K
48
U1
1 G1
VCC G1
2 G2
OUTPUT G2
V C C5 IRM - H2 38_TR2
R1
Z 0201
C1
R2 47 C2
10U K
Modify 20081024
0 .1 U K 10K
J1
1 V CC5
2
3 V C C5
4 R8
5 I RE M 4.7K
6 U3
7 R3 N C_10K 1 4
VSS VDD
2 3
2K61185107 C3 C4 OUT SD C7
C8 R9 P H311
0 .1 U K N C/0 .1 U K V C C5 10K 0 .1 U K
TO DISPLAY 0 .1 U K
BOARD
V C C5
R4 R5
NC_4.7K NC_4.7K
V CC5 U2
1 8
SCL Rext
2 7
C5 VDD NA C6
E
3 6 0 .4 7 U M
NC_ 0 .1 U K VSS SDA R6 NC_ 2 N3 906S
L E DG B
4 5 6.2K Q1
NA NA Z 0204
C
NC_ L S521
R7
NC_150
Z 0205
2
R E D / GRN
NC_ L E D1
3
Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark
Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark
H1 H2
49
J5 U1
HEF4052BT
A 1 Componet-A/L2 11 R1 0J
SPK-RO+ IA3
B 2 SPK-LO+ PC-A/L 15 13 AUDIO-O/P-L-IN
IA2 OUTA
Componet-A/L1 14
IA1
R R HDMI-A/L+ 12
IA0
Componet-A/R2 4 R2 0J
C IB3
3 SPK-RO- PC-A/R 2 3 A UDIO-O/P-R-IN
IB2 OUTB
D 4 SPK-LO- Componet-A/R1 5
IB1
HDMI-A/R+ 1
IB0
1
B B
AUDIO-SEL2 9
U2 U3 S1
AUDIO-SEL1 10
6 S0
PESD5V0S1BA /NC PESD5V0S1BA /NC CE
A GND
GND
VCC
VEE
2
2
J1 /NC A GND A GND 5V
16
7
R3 51K /NC L1 Z 600 /NC
1T 2 Componet-A/R1
R C1
0.1U K
R4 51K /NC L2 Z 600 /NC
2T 3 Componet-A/L1
A GND A GND
1
1
W
S 1
U4 U5 R6 R5
C3 C7 C4 C5
PESD5V0S1BA /NC PESD5V0S1BA /NC 220P K /NC 220P K /NC 47K /NC 47K /NC 220P K /NC 220P K /NC
A G ND
2
2
12V
A GND A GND A GND A GND A GND A GND A GND A G ND

C19 22U 16V
1 2
+
A GND
J6
R20 51K L14 Z600
1T 2 Componet-A/R2
08/10/02 MODIFY
R C21 0.1U K
220P K
1U K
0.1U K
120K
R21 51K L15 Z600 A G ND A G ND
1U K
2T 3 Componet-A/L2
C14
1
29 C22
28 C23
27 R10
25 C29
S 1 12V 12V
U9 U10 R23 R22 U6
36
35
34
33
32
31
30
26
C46 C49 C47 C48 close IC -09/02/03
PESD5V0S1BA PESD5V0S1BA 220P K 220P K 47K 47K 220P K 220P K
MODE_OUT
MODE
VCLAMPR
AVCC
VAROUTR
AGND
AVDD
COSC
ROSC
AGND
VAROUTL
VCLAMPL
1
1
close IC -09/02/03
A G ND C11 + C10 C34 + C35
2
37 24
22U 16V 0.1U K BSRP BSLP 0.1U K 22U 16V
2
A GND A GND A GND A GND A GND A GND A GND A G ND 38 23
PVCCR PVCCL
A GND A GND 39 22 C31 A GND A GND
C13 PVCCR PVCCL
08/11/20 Modify Resister 40 21 0.22UF K
L19 33U 0.22UF K ROUT P LOUTP L17 33U
SPK-LO+ L4 Z600 41 20 L8 Z600 SPK-RO+
C53 ROUTP LOUT P
C55 C6 42 19 C37 C57 C51
J7 A GND PGNDR PGNDL
1 R8 51K L5 Z600 0.1U K 1000P K /NC 1000P K TPA3005D2PHPRG4 1000P K 1000P K /NC 0.1U K
A GND
3 PC-A/R 43 18
A GND L18 33U A G ND A GND PGNDR PGNDL A G ND A GND L16 33U A GND
11
10 R9 51K L6 Z600 SPK-LO- L3 Z600 44 17 L7 Z600 SPK-RO-
C52 ROUT N LOUTN
2 PC-A/L C54 C2 45 16 C36 C56 C50
ROUTN LOUT N
1
0.1U K 1000P K /NC 1000P K C12 C30 1000P K 1000P K /NC 0.1U K
2B10254022 12V 46 15
U7 U8 C24 C27 R11 R12 C25 C26 A GND A G ND A GND 0.22UF K PVCCR PVCCL 0.22UF K A G ND 12V A GND A GND
47 14
220P K 220P K 47K 47K 220P K 220P K PVCCR PVCCL EMI filter -09/02/03
1
PESD5V0S1BA PESD5V0S1BA 48 13
AVDDREF
BSRN BSLN
VOLUME
REFGND
1
EMI filter -09/02/03 C33 + C32
2
GAIN0
GAIN1
C9 + C8 G1
RINN
V2P5
RINP
LINN
LINP
G1 0.1U K 22U 16V
NC
SD
2
A GND A GND A GND A GND A GND A GND A GND A GND A GND 22U 16V 0.1U K
220P K 4
10
11
12
A GND A G ND
A GND A GND
1U K
1U K
1U K
1U K
C15
C16
C17
C18
C20
MUTE
AUDIO-O/P-L-IN
A UDIO-O/P-R-IN
VOL_ADJ
C28
R13 51K L10 Z600
HDMI-IN-A/L HDMI-A/L+ 0.1U K
R16 51K L12 Z600 A GND A G ND

A GND
HDMI-IN-A/R HDMI-A/R+
08/10/02 MODIFY
J2
R17 R19
C40 C43 C41 C42 1
220P K 220P K 47K 47K 220P K 220P K +5V +12V 1
2
2
3
3
08/09/16 12v-5v 4
4
HDMI-IN-A/R 5
A GND A GND A GND A G ND A GND A G ND 5V 5
HDMI-IN-A/L 6
6
AUDIO-SEL1 7
7
AUDIO-SEL2 8
R14 10K 8
VOL_ADJ 9
9
MUTE VOL_ON 10
12V +12V 10
L9 Z600
C
R15 10K 2K61185110
VOL_ON B Q1 A GND
2N3904S C38 C39
J3
E
R18 0.1U K 0.1U K SPK-RO+ 1

1
5 9 5 9 5 9 5 9 1
SPK-RO- 2
10K A GND A GND 2
4 8 4 8 4 8 4 8
2K61185102 /NC
3 7 3 7 3 7 3 7 5V +5V
L13 Z600
2 6 2 6 2 6 2 6 A G ND A GND J4
H1 H2 H3 H4 SPK-LO+ 1
C44 C45 1
SPK-LO- 2
2
HOLE-V8 HOLE-V8 HOLE-V8 HOLE-V8
Fiducial_Mark Fiducial_Mark 0.1U K 0.1U K 2K61185102 /NC
A GND A GND
A G ND A GND A GND A GND
50
J6
1
2
3
4 Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark
5
6
7
8
2K62095108 Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark
H1 H2
GND GND
GND
SW1
VAR1
1 3 POWER
1 2
. .
2 4
VAR2 SW2
1 3 MINUS
1 2
. .
2 4
SW3
GND
1 3 PLUS
2 4
SW4
1 3 SEL
GA
RA
2 4
RED/GRN
LED1 SW5
1 3 MENU
GK
RK
2 4
G ND
GND
51
R1 0J R2 0J
Pr+
1
U1
R4 C1
R3 use or not use repeater ic
P E S D 5V0S1BA 0 J/open
75 +5V
J1
0 .1 U K
R5
750
2
P r-o/p U2
R7 0 J/open R6 R16 75/open
1 2 0 J/open 1 14 P b -O /P+
1 1T DIS1 OUT2
3 P r-O /P+ 2 13
2T R10 0J DIS2 -IN2
1
Pb+ 3 12
DIS3 +IN2
1
U3 R9 0 J R11
U4 4 11 750
P E S D 5V0S1BA R13 C2 R12 +VS -VS
P E S D 5V0S1BA
P r-o/p 0 J/open 5 10
75 +IN1 +IN3 R15 750
4 5
4 1T 0 .1 U K R14 750 6 9
-IN1 -IN3
2
1
6 P b -o/p R8 75/open R17 75/open
2T P b -O /P+
2
U5 7 8 Y - O /P +
P r-O /P+ OUT1 OUT3
P E S D 5V0S1BA A D 8 0 1 3ARZ
P b -o/p
R19 0J R20 0 J R18 0 J/open
2
7 8 Y+ -5V
7 1T R21 R22
9 Y - O /P + 750 750
2T R23 C3
1
0 J/open C4
1
R24 C5 0 .1U K 10U Z
U7 75
2B13078051 U6 0 .1 U K
P E S D 5V0S1BA
Y - o /p Y - o /p
P E S D 5V0S1BA
2
R25 0 J/open
20081201 change in/out define
+5V J2
B E A D1 60 1
2
1
5 9 5 9 5 9
3
1
5 9 C6 -5V
Pr+ 4
4 8 4 8 4 8
Pb+ 5
4 8
0 .1U K Y+ 6
3 7 3 7 3 7
3 7
2K61185106
2 6 2 6 2 6
2 6
H1 H2 H3
H4
HO L E -V8 HO L E -V8 HO L E -V8
HO L E -V8
F id uc ial_ Mark F id uc ial_ Mark
F id uc ial_ Mark
52
V CC3 .3
J1 08.12.02 Remove pull high R (Benson)

1
1
2
2
3
3
4
4
2K62095104
R1
TO DISPLAY V CC3 .3 0 /NC
BOARD U1
1 6
C1 VDD SDA
2 5
0 .1 U K ADDR_SEL INT
3 4
GND SCL
T S L2561FN
R2
0 /NC
Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark
Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark Fiducial_Mark

1
1
5 9 5 9 5 9 5 9
4 8 4 8 4 8 4 8
3 7 3 7 3 7 3 7
2 6 2 6 2 6 2 6
H1 H2 H3 H4
HOL E-V8 HOL E-V8 HOL E-V8 HOL E -V8
53
9. PCB Layout Diagrams
54
55
56
10. Exploded Diagram and Exploded Parts List
EXPLODED PARTS LIST ( CD4230-1W )

ViewSonic Model Number : VS12522
Rev: 1a
Item ViewSonic P/N Ref. P/N Description Q'ty
1 C-00009405 3K.0RC01.001 BEZEL SECC T=1MM BLACK WP42SF0 1
2 E-00009335 5F.MUPV1.001 LCDM42W G420XW02-V0 AUO 1
3 B-00009518 5E.0RC28.011 PCBA SENSOR BD OP MI WP42SF0 1
4 NA 3K.0RC07.001 BKT L SECC T=1.6MM BK WP42SF0 1
5 NA 3K.0RC06.001 BKT R SECC T=1.6MM BK WP42SF0 1
6 NA 3K.0RC04.001 FRAME SECC T=1MM WP42SF0 1
7 NA 3K.0RC08.001 CASE-SIDE SECC 1MM BK WP42SF0 1
8 NA 3K.0RC03.001 CHASSIS SECC T=1MM WP42SF0 1
9 NA 3K.0RC09.001 CASE-LOWER SECC 1MM BK WP42SF0 1
10 NA 4B.0RC05.001 HANDLE POM BK WP42SF0 1
11 B-00009509 5D.01E01.001 PCBA PWR BD 283.3W FSP283-4M01 1
12 CB-00008974 5K.0RC06.001 WIRE 3P 1015#18 AC_SKT 1
13 B-00009517 5E.0RC05.011 PCBA AUDIO BD MI WP42SF0 1
14 B-00009508 5E.0RC08.011 PCBA MAIN BD MI WP42SF0 1
15 B-00009516 5E.0RC43.001 PCBA VIDEO BD MI WP42SF0 1
16 B-00009510 5E.0RC40.001 PCBA KEYPAD BD MI WP42SF0 1
17 B-00009519 5E.0RC37.001 PCBA IR BD MI WP42SF0 1
18 NA 3K.0RC05.001 HOUSING SECC T=1MM BLK WP42SF0 1
57
CD4230 PPL Diagram
PACKING PART LIST ( CD4230-1W )

Rev: 1a
Item ViewSonic P/N Ref. P/N Description Q'ty
1 P-00009443 4D.0RC04.001 CARTON AB CD4230 WP42SF0 1
2 P-00009444 4D.0RC05.001 CTN BOTTOM AB CD4230 WP42SF0 1
3 P-00009447 4G.0RC02.001 CUSHION TR EPE WP42SF0 1
4 P-00009448 4G.0RC03.001 CUSHION TL EPE WP42SF0 1
5 P-00009449 4G.0RC04.001 CUSHION BR EPE WP42SF0 1
6 P-00009450 4G.0RC05.001 CUSHION BL EPE WP42SF0 1
7 P-00009451 4B.08B02.001 BAG PP+PE 1260*870 S42Y 1
58
11. Recommended Spare Parts List
RECOMMENDED SPARE PARTS LIST (CD4230-1W)
Rev:1a
Serial No. Prefix: RA0
Item Category Part Name Description ECR/ECN ViewSonic P/N Ref. P/N Ref. NO Compatibility Location Universal number#
1 Accessories: [Adapter, Power Cord CORD SVT125V WO/SH US 1.8M A-00008250 2G.01111.001 Main Source
2 Remote Controller, Signal Cable CABLE SIGNAL/C H+V OD_5.5 1.8M CB-00008968 5K.L2H06.501 Main Source
3 Power Cord, External Remote Controller REMOTE RC7096-01-0062 VIEWSONI A-00008433 5F.260RC.001 Main Source
4 Main Board PCBA MAIN BD MI WP42SF0 B-00009508 5E.0RC08.011 14 Main Source
5 Power Board PCBA PWR BD 283.3W FSP283-4M01 B-00009509 5D.01E01.001 11 Main Source
6 Key Pad PCBA KEYPAD BD MI WP42SF0 B-00009510 5E.0RC40.001 16 Main Source
PC Board Assembly:
7 Video Board PCBA VIDEO BD MI WP42SF0 B-00009516 5E.0RC43.001 15 Main Source
[All boards or PCBA]
8 Audio Board PCBA AUDIO BD MI WP42SF0 B-00009517 5E.0RC05.011 13 Main Source
9 Sensor Board PCBA SENSOR BD OP MI WP42SF0 B-00009518 5E.0RC28.011 3 Main Source
10 IR Board PCBA IR BD MI WP42SF0 B-00009519 5E.0RC37.001 17 Main Source
Cabinets: [Front Bezel,
11 Back Cover, Base Front Bezel BEZEL SECC T=1MM BLACK WP42SF0 C-00009405 3K.0RC01.001 1 Main Source
Assembly]
12 Wire WIRE LVDS 30/40P 250MM WP42SF0 CB-00008969 5K.0RC05.001 Main Source
13 Wire WIRE 16/12P 1007#24 AD/P CB-00008970 5K.0RC01.001 Main Source
14 Wire WIRE 7/7P 1007#24 IR BD CB-00008971 5K.0RC02.001 Main Source
15 Wire WIRE 8/8P 1007#24 KEY BD CB-00008972 5K.0RC03.001 Main Source
16 Cables: [All internal Wire WIRE 14/14P 1007#24 PWR/PANEL CB-00008973 5K.0RC04.001 Main Source
17 Cables/wire] Wire WIRE 3P 1015#18 AC_SKT CB-00008974 5K.0RC06.001 Main Source
18 Wire WIRE 10/10P 1007#24 AUDIO CB-00008975 5K.0RC07.001 Main Source
19 Wire WIRE 6/6P 1007#24 VIDEO CB-00008976 5K.0RC08.001 Main Source
20 Wire WIRE 10/12P 1007#24 PW/PANEL CB-00008977 5K.0RC28.001 Main Source
21 Wire WIRE 4/4P 1007#24 T/A WP42SF0 CB-00008978 5K.0RC29.001 Main Source
22 Documentation: [Quick Qucik Start Guide (QSG) QSG DRAWING VIEWSONIC WP42SF0 DC-00009487 4J.0RC02.001 Main Source
23 Start Guide, CD Rom, User's Guide (CD ROM) CD MANUAL VIEWSONIC WP42SF0 DC-00009488 5B.0RC01.001 Main Source
24 Label/Sticker] Label / Sticker LBL SPEC CD4230 107*69 WP42SF0 DC-00009489 4E.0RC03.001 Main Source
Electronic Components:
25 Panel LCDM42W G420XW02-V0 AUO E-00009335 5F.MUPV1.001 2 Main Source
[LCD Panel, Speaker]
26 Carton CARTON AB CD4230 WP42SF0(Top) P-00009443 4D.0RC04.001 Main Source
27 Carton CTN BOTTOM AB CD4230 WP42SF0(Bottom) P-00009444 4D.0RC05.001 Main Source
28 Packing Material: Carton BOX ACCESSORY CD4230 WP42SF0 P-00009445 4D.0RC06.001 Main Source
29 Cushion CUSHION TR EPE WP42SF0 P-00009447 4G.0RC02.001 Main Source
[Carton, Box, Foam,
30 Cushion CUSHION TL EPE WP42SF0 P-00009448 4G.0RC03.001 Main Source
Bags]
31 Cushion CUSHION BR EPE WP42SF0 P-00009449 4G.0RC04.001 Main Source
32 Cushion CUSHION BL EPE WP42SF0 P-00009450 4G.0RC05.001 Main Source
33 PE Bag BAG PP+PE 1260*870 S42Y P-00009451 4B.08B02.001 Main Source
Plastics: [Cover,
Pedestal, Stand
34 IR Lens LENS-IR PC 121R WP42SF0 PL-00008615 4B.0RC04.001 Main Source
Assembly, Plate,
Button, etc.]
Remark 1: Above listed items are examples, supplier can expand the rows to add more necessary items.
Remark 2: All revised RSPLs with newly added items or any change made should be highlighted and correlated with the ECN/ECR approved by ViewSonic Corporation. This is to eliminate repeated
cross checks of each item between this version and prior versions.
Notice: 1. For some special parts, some photos for identification purpose may be asked by request
2. For all internal cables, there must be some wordings on the "Description" column about where the cable is used (connecting to which two parts)
3. All internal cables/wires should be put in the "Cables" category
4. All external cables should be put in the "Accessories" category
5. Parts relationship (Main/Second source or 1/2/3/4) should be added in the "Compatibility" column
6. If any part for certain product isn't listed in the form, supplier/PE can add it themselves and keep the part name unified.
59
* Reader’s Response*
Dear Readers:
Thank you in advance for your feedback on our Service Manual, which allows continuous improvement
of our products. We would appreciate your completion of the Assessment Matrix below, for return to
ViewSonic Corporation.
Assessment
A. What do you think about the content of this Service Manual?
Unit Excellent Good Fair Bad
1. Precautions and Safety Notices
2. Specification
3. Front Panel Function Control Description
4. Circuit Description
5. Adjusting Procedure
6. Trouble Shooting Flow Chart
7. Block Diagrams
8. Schematic Diagrams
9. PCB Layout Diagrams
10. Exploded Diagram and Exploded Parts List
11. Recommended Spare Parts List
B. Are you satisfied with this Service Manual?

Item Excellent Good Fair Bad
1. Service Manual Content
2. Service Manual Layout
3. The form and listing
C. Do you have any other opinions or suggestions regarding this service manual?
Reader’s basic dada:

Name: Title:
Company:
Add:
Tel: Fax:
E-mail:
After completing this form, please return it to ViewSonic Quality Assurance in the USA at facsimile
1-909-839-7943. You may also e-mail any suggestions to the Director, Quality Systems & Processes
(marc.maupin@viewsonic.com)
60

Service Manual: Viewsonic Cd4230-1W

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Service Manual: Viewsonic Cd4230-1W

Uploaded by

Copyright:

Available Formats

Service Manual

(CD4230-1W_SM Rev. 1a Mar. 2009)

Revision SM Editing Date ECR Number Description of Changes Editor

1a 03/24/09 Initial Release Sophia Kao

1. Precautions and Safety Notices................................................................. 1

3. Front Panel Function Control Description................................................ 8

5. Adjustment Procedure ................................................................................ 31

6. Trouble Shooting Flow Chart................................................................ ..... 58

7. Block Diagram ............................................................................................. 62

9. PCB Layout Diagrams ................................................................................. 81

10. Exploded Diagram and Exploded Parts List............................................88

11. Recommend Spare Parts List................................................................... 91

Signal Input/Output Terminals

2.2 Audio Specification

2.2.2 Audio Amplifier

EXIT ＋ － / AUTO MENU/ENTER

Note : 1. all keys are located at the back/bottom of the display.

＋ : Change Volume or navigate through OSD depending on mode.

MENU / ENTER : Enter OSD mode or choose one setting.

POWER: It is a soft power switch and not a main disconnection device.

2.4 Factory mode

ViewSonic propose OSD tree and items

Power-On On On Active Green

ViewSonic propose OSD tree and items

Vivid, Standard, Cinema,

Color temp. 9300,6500,5800,sRGB,User

Color temp adjust. Standard/Vivid/Cinema/User/

VGA setting Phase

Language English English, Français, Español

OSD Timer 10s 4~20sec

Aspect Ratio Full Full/Original

Power save ON ON/OFF

Special Image retention OFF

Auto Adjustment ON ON/OFF

4.4 Video board circuit operation theory

Items Description Remark

5.4 Color adjustment: (Analog only)

x+- 0.283+(-) 0.030

Check Power Module NO

No Characters or Missing one color

Check PB CN3 12V NO

Check Audio AMP NO

7.1 Hardware Architecture

7.3 AD Board Circuit Operation

7.5 Audio Board Circuit Operation

G1084-33T43UF B RI_ADJ L UMI B L_ON L amp P OWR_ON 24V/16V/12V/5V

INV_1 INV_2 INVERTER Status

0.1U K 0.1U K 0.1U K

DN4 BAV70 TP13  3 ?5 ohm

R32 NC_22K R27 0 R28 100

WE_A(From Dsub Cable)

1.cable unconnected→WE_A=floating & EDID_VCC=0→BJT_CUT→WP=Hi→DDC_protected

750 750 750

R198 R200 R202

U4 R C L AMP 0 524P U5 R C L AMP 0 5 24P R35 0J

R55 R56 R57 R58 R59 R60 R61 R62

RTD suggect 10K 03/12

1.Initial→HPD=Hi→DDC_protected & Graphic_Card connected

PRE U12 VCC TP36

U14 R C L AMP 0 5 24P

C55 C56 C57 C58 C59 J6

R173 NC_10M J foot print 7A02553A0E_1

PW ON Latch: -->3.3V Layout !"#

EXIT ＋－ / AUTO MENU/ENTER

DN4 BAV70 TP13 3 ?5 ohm