Scribd Logo
Upload

Welcome to Scribd!

  • הסבר דלגלגים טכניון

    Uploaded by

    Dor Ben Lavy
    32 views6 pages
    1) Flip-flops are basic memory elements used in digital circuits that have two stable states and are used to store state information. 2) The timing parameters of flip-flops like setup time, hold time and propagation delay must be considered for correct operation in sequential circuits. 3) Shift registers are made up of connected flip-flops that can be used to shift data in or out over time with each clock cycle.

    Original Description:

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    1) Flip-flops are basic memory elements used in digital circuits that have two stable states and are used to store state information. 2) The timing parameters of flip-flops like setup time, hold time and propagation delay must be considered for correct operation in sequential circuits. 3) Shift registers are made up of connected flip-flops that can be used to shift data in or out over time with each clock cycle.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    32 views6 pages

    הסבר דלגלגים טכניון

    Uploaded by

    Dor Ben Lavy
    1) Flip-flops are basic memory elements used in digital circuits that have two stable states and are used to store state information. 2) The timing parameters of flip-flops like setup time, hold time and propagation delay must be considered for correct operation in sequential circuits. 3) Shift registers are made up of connected flip-flops that can be used to shift data in or out over time with each clock cycle.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 6

    flip-flops

    D-FF
    !D
    !C
    !Q
    Q Q’

    "
    #!

    FF
    % $$$
    % ! " "

    FF! % tsetup
    FF! % !thold &
    !
    " FF!
    !
    $
    Meta-stable State

    0 State 1 State

    % FF! tpdC-Q

    ! tcdC-Q &

    tcdC-Q > thold % FFs

    IN D1 Q1 A D2 Q2 B

    CLOCK

    th
    ts
    tcC-Q > th
    IN

    CLOCK
    tpC-Q

    &
    & & " "
    tcdC-Q>thold FF!

    FF FF

    ts! tpd tpC-Q %


    TClk t pdC Q FF t pd logic t setup FF

    tcd % thold
    thold FF tcdC Q FF tcd logic
    %
    ts tpd

    FFs! FFs
    (
    D0 D1 D2 D3
    SET SET SET SET
    D Q D Q D Q D Q

    CLR
    Q CLR
    Q CLR
    Q CLR
    Q

    Load

    Q0 Q1 Q2 Q3

    ! Load!
    Load!

    '
    (shift register)
    % FFs
    " "
    10010

    1 10010 1 11001

    (
    T-FF
    T-FF
    T-FF!

    Q
    T D Q

    C Q
    Q
    Clk

    D-FF
    % T=0
    % % T=1

    T Q t-1 Qt T Qt

    0 0 0 0 Q t-1
    0 1 1 1 Q t-1
    1 0 1
    1 1 0

    )
    tpd(XOR) = 10
    tcd(XOR) = 1
    tpdC-Q(FF) = 15
    tsetup(FF) = 5
    tcdC-Q(FF) = 2

    +
    thold! %
    +

    Tcycle= tpdC-Q(FF) + tpd(XOR) + tsetup(FF) =10+5+15=30


    XOR % FFs
    thold < tcdC-Q(FF)+tcd(XOR)=3

    You might also like