Scribd Logo
Upload

Welcome to Scribd!

  • Transistor 2021 Pag 1

    Uploaded by

    Stuxnet
    9 views2 pages
    The document provides details about the CP305 process for manufacturing NPN high current transistor chips at Central Semiconductor Corp. It describes the process details such as the epitaxial planar process, die size of 31 x 31 mils and thickness of 9 mils. It also lists the principal device types produced using this process as 2N3019, CMPT3019, CXT3019, and CZT3019.

    Original Description:

    Transistor2021Pag1 (14)

    Original Title

    Transistor2021Pag1 (14)

    Copyright

    © Public Domain

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    The document provides details about the CP305 process for manufacturing NPN high current transistor chips at Central Semiconductor Corp. It describes the process details such as the epitaxial planar process, die size of 31 x 31 mils and thickness of 9 mils. It also lists the principal device types produced using this process as 2N3019, CMPT3019, CXT3019, and CZT3019.

    Copyright:

    Public Domain
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    9 views2 pages

    Transistor 2021 Pag 1

    Uploaded by

    Stuxnet
    The document provides details about the CP305 process for manufacturing NPN high current transistor chips at Central Semiconductor Corp. It describes the process details such as the epitaxial planar process, die size of 31 x 31 mils and thickness of 9 mils. It also lists the principal device types produced using this process as 2N3019, CMPT3019, CXT3019, and CZT3019.

    Copyright:

    Public Domain
    Download as PDF, TXT or read online from Scribd
    Flag for inappropriate content
    Download as pdf or txt
    of 2

    PROCESS CP305

    Central
    TM

    Small Signal Transistor Semiconductor Corp.


    NPN - High Current Transistor Chip

    PROCESS DETAILS
    Process EPITAXIAL PLANAR
    Die Size 31 x 31 MILS
    Die Thickness 9.0 MILS
    Base Bonding Pad Area 5.9 x 11.8 MILS
    Emitter Bonding Pad Area 6.5 x 13.8 MILS
    Top Side Metalization Al - 30,000Å
    Back Side Metalization Au - 18,000Å

    GEOMETRY
    GROSS DIE PER 4 INCH WAFER
    11,300

    PRINCIPAL DEVICE TYPES


    2N3019
    CMPT3019
    CXT3019
    CZT3019

    BACKSIDE COLLECTOR

    145 Adams Avenue


    Hauppauge, NY 11788 USA
    Tel: (631) 435-1110
    Fax: (631) 435-1824
    www.centralsemi.com R2 (1-August 2002)
    CP305
    Central PROCESS
    TM

    Semiconductor Corp. Typical Electrical Characteristics

    145 Adams Avenue


    Hauppauge, NY 11788 USA
    Tel: (631) 435-1110
    Fax: (631) 435-1824
    www.centralsemi.com R2 (1-August 2002)

    You might also like