Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 4

University of Perpetual Help System Laguna – JONELTA

COLLEGE OF ENGINEERING, ARCHITECTURE AND AVIATION

Experiment No. 3
Relay Logic Sequential Logic

Martinez, Noemi B. September 9, 2021


BSEE – E3E September 27, 2021

Engr. Roselito Tolentino


Instructor
Experiment No. 3
Relay Logic Sequential Logic

Objectives
This experiment will enable the student
1. To know the how relay operates as latch
2. To apply relay to automation application

Equipment and Materials

Qty Equipment/Materi
als
2 Switch
1 DC Power Supply
4 Relay 12Volts
2 Pilot lamp
1 DC Motor
1 Conveyor belt
1 Breadboard
8 Alligator clips
1 set Connecting wires

Procedures
A. Relay for Latching Action

1. Connect the circuit below


2. Turn on the switch 1. Describe what happened to the lamp?
When I turn on switch 1, the lamp is off.
3. Turn off the switch 1. Describe what happened to the lamp?
When I turn off the switch 1, the lamp is off also.

4. Turn on the switch 2. Describe what happened to the lamp? 5. Turn off the switch 2.
Describe what happened to the lamp?
Procedure Switch 1 Switch 2 Lamp (On / Off)
off
1 on off

off off
2 off

off Off
3 on

off off
4 off

RESULT:
TRIAL 1

TRIAL 2
TRIAL 3

TRIAL 4

6. Create the relay logic for the circuit above.

ANALYSIS:
Based on the data, each situation in the table represents an Off output, indicating that no latch
action has occurred. As a group presenter, we discovered that in order to witness latch functioning,
switch 1 must be turned on, and switch 2 must be pressed to energize the circuit and activate the
latch, so that even if switch 2 is turned off, the lamp remains on.
CONCLUSION:
I therefore conclude that the Sequential logic circuits can take into consideration their past input
state as well as those that are now present, creating a type of "before" and "after" effect. In other
words, the output state of a "sequential logic circuit" is determined by the three states of "present
input," "past input," and/or "past output." Sequential logic circuits "remember" these circumstances
and remain in their present state until the next clock signal changes one of the states, giving them
"memory."

You might also like