DIGITAL LOGICS PRACTICAL FILES Practical 1 and 2

You might also like

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 9

DIGITAL LOGIC AND CIRCUIT DESIGN

Name of faculty: Dr. Nidhi sindhwani Student name: Shivam


Mishra
Designation: Assistant professor Enrollment no: A1004821090
Institute: Amity university, Noida Course: BCA

AMITY INSTITUTE OF INFORMATION TECHNOLOGY


AMITY UNIVERSITY, NOIDA UTTRA PRADESH
SESSION: 2021-2024

DATE:25/09/2021
INTRODUCTION OF GATES
AIM: To stimulate all logic gates and verify their truth tables
SOFTWARE USED: Logisim

LOGIC GATES
1) AND GATES
SCHEMATIC: -

BOOLEAN EXPRESSION AND TRUTH TABLE:


X= A . B

2) OR GATES
SCHEMATIC: -
BOOLEAN EXPRESSION AND TRUTH TABLE: -
X= A+B

3) NOT GATES
SCHEMATIC: -

BOOLEAN EXPRESSION AND TRUTH TABLE :-


X = NOT A

4) NAND GATES
SCHEMATIC: -
BOOLEAN EXPRESSION AND TRUTH TABLE:-
U= not (A AND B )

5) NOR GATES
SCHEMATIC: -

BOOLEAN EXPRESSION AND TRUTH TABLE: -


X= not (A OR B)
6) EX-OR GATES
SCHEMATIC:-

BOOLEAN EXPRESSION AND TRUTH TABLE:-


X= (A and NOT B) or (NOTA and B)

7) EX-NOR GATES
SCHEMATIC: -
BOOLEAN EXPRESSION AND TRUTH TABLE: -
X = (A and B) or (NOTA and NOTB)

RESULT: - All the gates were designed and simulated successfully,


and results were verified.
DATE:- 1-10-2021

PRACTICAL:- 1A
AIM :- To design half adder and full adder using gates and verify their
truth table .
SOFTWARE USED :- Logisim
CIRCUIT :-
1. HALF ADDER :-
Half adder is a combinational arithmetic circuit that adds two
number and produces a sum bit (S) and carry bit (C) as the output .if
A and B and carry bit (C) will be the AND of A and B .
TRUTH TABLE :-

EQUATION :-
SUM(X) = A XOR B = A (+) B
CARRY(Y) = A AND B = A.B
CIRCUIT DIAGRAM:-

2. HALF SUBTRACTOR :-
The half subtractor is a combinational circuit which is used to
perform subtraction of two bits . it has two inputs,the minuend and
subtrahend and two outputs the difference and borrow out .
TRUTH TABLE :-

EQUATIONS :-
DIFFERENCE(X) = A XOR B = X (+) Y
BORROW(Y) = NOT-A AND B = X.Y
CIRCUIT DIAGRAM :-

RESUIT :- All the gates were designed and simulated successfully and
results were verified.

You might also like