Real time clock module

4-bit REAL TIME CLOCK MODULE

RTC-62421/62423
• Builtin crystal unit allows adjustment-free efficient operation.
• Low standby voltage and current consumption (1.8µA at 2V).
• Wide range of operating temperature (from -40˚C to +85˚C).
• 24H/12H changeable and leap year automatically adjustable (gregorian
calendar).
• Similar mounting method (RTC-62423) to that used for universal type SMD IC.
• Pins and functions are compatible with the MSM6242 series.
Actual size

Specifications (characteristics)
Absolute Max. rating Terminal connection
Item Symbol Condition Specifications Unit RTC-62421 No. 62421 No. 62423
Power source voltage VDD -0.3 to 7.0 1 STD. P 1 STD. P
Ta=25˚C 18 17 16 15 14 13 12 11 10 2 CS 0 2 CS 0
Input and output voltage VI/O -0.3 to VDD+0.3 V 3 ALE 3 NC
-55 to +85 4 A0 4 ALE
RTC-62421
Storage temperature TSTG ˚C 5 A1 5 A0
RTC-62423 -55 to +125 6 A2 6 NC
Under 260˚C within 10 sec. 7 A3 7 A1
RTC-62421 (lead part) (package should 8 RD 8 NC
be less than 150˚C) 9 GND 9 A2
Soldering condition TSOL
Twice at under 260˚C within 1 2 3 4 5 6 7 8 9 10 WR 10 A3
RTC-62423 10 sec. or under 230˚C 11 D3 11 RD
within 3 min. 12 D2 12 GND
RTC-62423 13 D1 13 WR
D0
Operating range 24 23 22 21 20 19 18 17 16 15 14 13
14
15 CS1
14
15
D3
D2
16 (VDD) 16 D1
Item Symbol Condition Specifications Unit
17 (VDD) 17 NC
Operating voltage VDD 4.5 to 5.5 V 18 VDD 18 NC
19 D0
Operating temperature TOPR -40 to +85 ˚C 20 CS1
21 NC
Data holding voltage VDH 2.0 to 5.5 V 22 (VDD)
23 (VDD)
CS1 data holding time tCDR Refer to the data 24 VDD
2.0 min. µs 1 2 3 4 5 6 7 8 9 10 11 12
Operation restoring time tR holding timing
(VDD) and VDD are to have the same level of voltage. Do not connect it to any external terminals.
NC is not connected internally.
Frequency characteristics and current consumption
characteristics External dimensions (Unit: mm)
Item Symbol Condition Specifications Unit
±10
RTC-62421
62421 A
23.1 max.
Ta=25˚C 62421 B ±50
Frequency tolerance ∆f/fo
VDD=5V 62423 A ±20
ppm
±50 RTC62421 A
6.8

62423
Frequency temperature
-10 to +70˚C
(25˚C reference temperature) +10/-120 EPSON 6053 C
-40 to +85˚C 7.62
characteristics (25˚C reference temperature) +10/-220
0.2 min.
4.2 max.

VDD=5V, Ta=25˚C,
Aging fa first year ±5 max. ppm/Y
Three drops on a 0.25
hard board from 75 cm
Shock resistance S.R. or 3000G x 0.3ms x 1/2 sine ±10 max. ppm 90° to
wave x 3 directions 105°
3.3 min.

IDD1 VDD=5V 30 max.

Current consumption CS1=0V µA
IDD2 VDD=2V 1.8 max.

Electrical characteristics RTC-62423

Item Symbol Condition Min. Typ. Max. Unit Applicable
terminal
16.3 max.
“H” input voltage (1) VIH1 2.2 — All inputs
— V other than
“L” input voltage (1) VIL1 0.8 CS1
Input other
Input leak current (1) ILK1 1/-1 than D0 to D3
V1=VDD/0V — µA
RTC62423 A
12.2 max.

Input leak current (2) ILK2 — 10/-10

7.9

“L” output voltage (1) VOL1 IOL=2.5mA 0.4 D0 to D3 EPSON 9220

“H” output voltage VOH IOH=-400µA 2.4 — V
“L” output voltage (2) VOL2 IOL=2.5mA 0.4
STD.P
OFF leak current IOFFLK V1=VDD/0V — 10 µA
2.5

Input
Input capacity C1 frequency 1 MHz 5 pF
— 0° to
0.05 min.

1.0
4/5 VDD
0.2
2.8 max.

“H” input voltage (2) VIH2 10°

0.3

VDD=2 to 5.5V — V CS1

“L” input voltage (2) VIL2 — 1/5 VDD
63
 Real time clock module

Data holding timing Switching characteristics ( VDD = 5V ± 0.5V, Ta = -40 to + 85˚C )

( ALE = While in use )
VDD
4V 4V Item Symbol Condition Min. Max. Unit
2 to 4V CS1 setup time tCIS 1000
t CDR tR CS1 hold time tCIH 1000
CS1
VIH2 VIH2 Address setup time tAS 25
VIL2 CS1 ≤ 1/5VDD VIL2 Address hold time tAH 25
Data storage mode ALE pulse width tAW — 40 —
Interface possible Interface possible
with external with external ALE before WRITE tALW 10
terminals terminals tALR
CS0 or WR not occurred ALE before READ 10
ALE after WRITE tWAL 20 ns
ALE after READ tRAL 10
Register table
WRITE pulse width tWW 120
__
Address

Name of
A3 A2 A1 A0 register D3 D2 D1 D0 Count Note RD to data tRD CL=150pF 120
DATA hold tDR 0 45
0 0 0 0 0 S1 s8 s4 s2 s1 0 to 9 1 - sec. digit register
DATA setup time tDS 100
1 0 0 0 1 S10 ∗ s40 s20 s10 0 to 5 10 - sec. digit register —
DATA hold time tDH 10 —
2 0 0 1 0 MI1 mi8 mi4 mi2 mi1 0 to 9 1 - min. digit register __ ___
RD/WR recovery time tRCV 60
3 0 0 1 1 MI10 ∗ mi40 mi20 mi10 0 to 5 10 - min. digit register
4 0 1 0 0 H1 h8 h4 h2 h1 0 to 9 1 - hour digit register
0 to 2
Write mode
5 0 1 0 1 H10 ∗ PM/AM h20 H10 or 10 - hour digit register
0 to 1
6 0 1 1 0 D1 d8 d4 d2 d1 0 to 9 1 - day digit register
VIH2
VIH2
7 0 1 1 1 D10 ∗ d20 d10 0 to 3 10 - day digit register
CS 1
8 1 0 0 0 MO1 mo8 mo4 mo2 mo1 0 to 9 1 - month digit register t CIS t AS t AH t C1H
9 ∗ mo10 10 - month digit register A3 to A0 VIH1 VIH1
1 0 0 1 MO10 0 to 1
CS0 VIL1 VIL1
A 1 0 1 0 Y1 y8 y4 y2 y1 1 - year digit register t AW
0 to 9
B 1 0 1 1 Y10 y80 y40 y20 y10 10 - year digit register VIH1 VIH1
VIH1 VIH1
C 1 1 0 0 W ∗ w4 w2 w1 0 to 6 Week register ALE
t ALW tWW t WAL
30 sec. IRQ WR
D 1 1 0 1 CD BUSY HOLD Control register D t RCV VIL1
ADJ FLAG VIL1
VIH1
ITRPT tDS tDH
E 1 1 1 0 CE t1 t 0 /STND MASK Control register E
VIL1 VIL1
D3 to D0
(Input ) VIH1 VIH1
F 1 1 1 1 CF TEST 24/12 STOP RESET Control register F

Supplement Read mode

0=“L” level. 1=“H” level
PM/AM 24/12 ITRPT/STND

1 24 VIH2
PM ITRPT VIH2
CS 1
0 12 t C1S t AS t AH t CIH
AM STND
A3 to A0 VIH1 VIH1
CS 0 VIH1 VIL1
t AW
VIL1 VIH1
VIH1 VIH1
Bit name Description ALE
t ALR t RAL
∗ mark Writable. Recognized as 0 while in read mode. RD VIL1
VIL1
t RCV
BUSY Read only (effective only when HOLD=1)
t DR
IRQ FLAG Enter “0” only when clearing interruption. Enter “1” otherwise. t RD
D3 to D0 VOH
24H/12H Set able only when RESET=1 (output ) “Z”
VOL
TEST For our company's testing. TEST should be “0” in normal use.
Note: Do not enter erroneous data for clock. This may result in time keeping error.
Block diagram
1 Hz
32.768 kHz OCS COUNTER

RESET STOP 30s.ADJ HOLD BUSY

bit bit bit bit bit
D3 G
D2 30s.ADJ bit 24 / 12 bit
A
D1 T
D0 E
S1 S10 M1 M10 H1 H10 W

G
WR A
RD T
E

VDD
G D1 D10 MO1 MO10 Y1 Y10
A D
A3 T E
A2 E C 64Hz STD.P
A1 &
L O SI to CF 1 sec carry
A0 A D 1 minute carry
CS 0 T E
C CD CE CF 1 hour carry
R
H

ALE
CS1

64