Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 2

SET-1

Department of Computer Science and Engineering


Mawlana Bhashani Science and Technology University
2nd year 1st Semester B.Sc. (Eng) Final Examination-2020

Course Code: CSE 2105 Course Title: Digital Electroncs


Full Marks: 50 Time: 1 hour

1 a) For the timing diagram in Figure, synthesize the function f (x1, x2, x3) in the simplest sum- 5
of-products form.

b) Implement the function using only NAND gates. 5

2 a) Use K mapping to design a logic circuit that has three inputs, A, B, and C, and whose 8
output will be HIGH only when a majority of the inputs are HIGH.
b) What is a don’t-care condition? 2

3 a) A full adder can be implemented in many different ways. Figure shows how one may be 6
constructed from two half adders. Construct a function table for this arrangement, and
verify that it operates as a FA.

b) Show the logic levels at each input and output of the following figure, when EC 16 is added 5
to 4316.
4 a) 7

In the circuit of Figure, inputs A, B, and C are all initially LOW. Output Y is supposed to go
HIGH only when A, B, and C go HIGH in a certain sequence. Determine the sequence that
will make Y go HIGH.

b) Explain why the START pulse is needed. 3

5 a) Draw the circuit of a synchronous MOD-16 counter. 5


b) Determine fmax for the synchronous counter if t pd for each FF is 50 ns and t pd for each AND 5
gate is 20 ns. Compare this value with fmax for a MOD-16 ripple counter.

6 a) Which register function (load or shift) will 5


be performed on the next clock if in = 1
and out = 0?
What data value will be input when
clocked?

b) Which register function (load or shift) will be performed on the next clock if in = 0 and out 5
= 1? What data value will be input when clocked?

7 a) What will be the logic output of a TTL NAND gate that has all of its inputs unconnected? 3
b) What are two acceptable ways to handle unused inputs to an AND gate? 4
c) What is power-supply decoupling? Why is it used? 3

8 a) Draw the internal organization of a 64 X 4 RAM. 5


b) Describe the input conditions needed to read a word from a specific RAM address 5
location.

You might also like