Professional Documents
Culture Documents
High Fanout Net Synthesis (HFNS) - LMR
High Fanout Net Synthesis (HFNS) - LMR
High Fanout Net Synthesis (HFNS) - LMR
CONTACTS
Home
Technologies
https://lmr.fi/int/high-fanout-net-synthesis-hfns/ 1/6
11/13/21, 12:35 PM High Fanout Net Synthesis (HFNS) – LMR
Before going to discuss about we have to know the basic terminology like What is
Fanout? What are High Fanout Nets (HFN)? Why we are going for High Fanout
Net Synthesis (HFNS)?
What is fanout?
Fanout is the number of gate inputs to which the output can be safely connected.
i.e., The load that a gate output can drive. The maximum fanout of an output
measures it’s load-driving capability. Fanout belongs to the output.
Liittyvät Viestit
Floorplanning
https://lmr.fi/int/high-fanout-net-synthesis-hfns/ 2/6
11/13/21, 12:35 PM High Fanout Net Synthesis (HFNS) – LMR
Why HFNS?
To balance the load HFNS is perfomed. Too many load affects delay numbers and
transition times. Because load is directly proportional to the delay. By buffering
the HFN the load can be balanced. This is called as High Fanout Net
Synthesis(HFNS).
Where HFNS ?
Generally at placement step HFNS performed. HFNS can also be performed at
synthesis step using Design Compiler. But it’s not good idea, Buffers will be
removed during PD and again HFNS is performed. It’s very time consuming
process. So HFNS at synthesis step is not recommended. HFNS at synthesis step
gives an idea whether HFN are present in data path or not. Generally HFN are
present in clock paths, rest, enable and scan paths.
3. Use ideal clock network – As clock nets are synthesized separately during
Clock Tree Synthesis (CTS) step, we set clock network as ideal network.
NOTE:
As clock nets are considered as ideal, buffering is not performed on the clock nets
even they are High Fanout Nets. So, HFNS is the process of synthesizing other than
clock nets, such as reset, scan, test enable nets is called as High Fanout Net Synthesis
(HFNS)
https://lmr.fi/int/high-fanout-net-synthesis-hfns/ 3/6