Professional Documents
Culture Documents
Tle 4269
Tle 4269
Features
● Output voltage tolerance ≤ ± 2 %
● Very low current consumption
● Early warning
● Reset output low doown to VQ = 1 V
● Overtemperature protection
● Reverse polarity proof P-DIP-8-4
● Settable reset threshold
● Very low drop voltage
● Wide temperature range
● Integrated pull up resistor at logic outputs
▼ New type
Functional Description
This device is a voltage regulator with a fixed 5-V
output, e.g. in a P-DSO-8-1 package. The maximum
P-DSO-20-6
operating voltage is 45 V. The output is able to drive a
150 mA load. It is short circuit protected and the
thermal shutdown switches the output off if the junction
temperature is in excess of 150 °C. A reset signal is
generated for an output voltage of VQ < 4.6 V. The
reset threshold voltage can be decreased by external
connection of a voltage divider. The reset delay time
can be set by an external capacitor. Reset and sense
output have integrated pull up resistors. If the P-DSO-14-4
integrated resistors are not desired TLE 4279 can be
used. It is also possible to supervise the input voltage
by using an integrated comparator to give a low voltage
warning.
Pin Configuration
(top view)
P-DIP-8-4 P-DSO-8-1
Ι 1 8 Q
Ι 1 8 Q
SΙ 2 7 SO
SΙ 2 7 SO RE 3 6 R
D 4 5 GND
RE 3 6 R AEP01668
D 4 5 GND
AEP01813
5 GND Ground
Pin Configuration
(top view)
P-DSO-14-4
RE 1 14 SI
D 2 13 Ι
GND 3 12 GND
GND 4 11 GND
GND 5 10 GND
GND 6 9 Q
R 7 8 SO
AEP02248
3, 4, 5, 6 GND Ground
Pin Configuration
(top view)
P-DSO-20-6
RE 1 20 SΙ
D 2 19 Ι
N.C. 3 18 N.C.
GND 4 17 GND
GND 5 16 GND
GND 6 15 GND
GND 7 14 GND
N.C. 8 13 N.C.
N.C. 9 12 Q
R 10 11 SO
AEP01802
Circuit Description
The control amplifier compares a reference voltage, made highly accurate by resistance
balancing, with a voltage proportional to the output voltage and drives the base of the
series PNP transistor via a buffer. Saturation control as a function of the load current
prevents any over-saturation of the power element.
In the reset generator block a comparator compares a reference voltage independent of
the input voltage with the scaled-down output voltage. If the output voltage reaches 4.6 V
the reset delay capacitor is discharged and the reset output is set to low. This low is
guaranteed down to an output voltage of 1 V. As the output voltage increases again,
from 4.6 V onward the reset delay capacitor is charged with constant current. When the
capacitor voltage reaches the upper switching threshold VdT, the reset returns to high. By
choosing the value of this capacitor, the reset delay time can be selected over a wide
range. With the reset threshold input RE it is possible to lower the reset threshold Vrt. If
pin RE is connected to pin Q via a voltage divider, for example, the reset condition is
reached when this voltage is decreased below the switching threshold Vre of 1.35 V.
Another comparator compares the signal of the pin SI, normally fed by a voltage divider
from the input voltage, with the reference and gives an early warning on the pin SO. It is
also possible to superwise an other voltage e.g. of a second regulator, or to build a
watchdog circuit with few external components.
Application Description
The input capacitor CI is necessary for compensating line influences. Using a resistor of
approx. 1 Ω in series with CI, the oscillating circuit consisting of input inductivity and input
capacitance can be damped. The output capacitor CQ is necessary for the stability of the
regulating circuit. Stability is guaranteed at values ≥ 10 µF and an ESR ≤ 10 Ω within the
operating temperature range. For small tolerances of the reset delay the spread of the
capacitance of the delay capacitor and its temperature coefficient should be noted.
Ι Q
Error 20 kΩ 20 k Ω
Amplifier
Reference Current and
Saturation
Control
Trimming
D R
RE Reference
SO
SI
AEB01669
Block Diagram
min. max.
Input
Input voltage VI – 40 45 V –
Sense Input
Reset Threshold
Current IRE – 10 10 mA –
Reset Delay
Voltage VD – 0.3 7 V –
Ground
Current IGND 50 – mA –
Reset Output
Voltage VR – 0.3 7 V –
min. max.
Sense Output
5-V Output
Output current IQ –5 – mA –
Temperature
Operating Range
Input voltage VI – 45 V –
Thermal Data
Characteristics
VI = 13.5 V; Tj = – 40 °C < Tj < 125 °C
Reset pull up – 10 20 40 kΩ –
Characteristics (cont’d)
VI = 13.5 V; Tj = – 40 °C < Tj < 125 °C
ΙΙ ΙQ
1 8
CΙ CQ
1000 µF TLE 4269
470 nF 22 µF
Ι SΙ Ι RE
VΙ 2 3 VQ
4 5 6 7
CD VD
100 nF
AES01670
VΙ
< t RR
V RT
VQ
dV Ι d
= VDT
dt C D
VST
VD
t RR
td
V RO
Sense
Input
Voltage
VSI, High
VSI, Low
Sense
Output
High
Low
t
AED02559
10 2.0 Vdt
8 1.6
6 1.2
4 0.8
Vst
2 0.4
0 0
-40 0 40 80 120 C 160 -40 0 40 80 120 C 160
Tj Tj
1.4
300
Tj = 125 C 1.3
200
1.2
Tj = 25 C
1.1
100
1.0
0 0.9
0 30 60 90 120 mA 180 -40 0 40 80 120 C 160
ΙQ Tj
20 8
RL = 33 Ω
15 6
RL = 50 Ω
10 4
RL = 50 Ω
5 RL = 100 Ω 2
RL = 200 Ω
0 0
0 10 20 30 40 V 50 0 2 4 6 8 V 10
VΙ VΙ
V Ι = 13.5 V
1.4 5.0
1.1 4.7
1.0 4.6
-40 0 40 80 120 C 160 -40 0 40 80 120 C 160
Tj Tj
200
6
Tj = 125 C
150
4
100
50 2
0 0
0 10 20 30 40 V 50 0 20 40 60 80 mA 120
VΙ ΙQ
1.0
0.8
0.6
0.4
0.2
0
0 10 20 30 40 mA 50
ΙQ
Package Outlines
P-DIP-8-4
(Plastic Dual In-line)
GPD05583
Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book “Package Information” Dimensions in mm
P-DSO-14-4 (SMD)
(Plastic Dual Small Outline)
0.35 x 45˚
1.75 max
4 -0.2 1)
1.45 -0.2
0.19 +0.06
0.2 -0.1
8˚ max.
1.27
0.1 0.4 +0.8
0.35 +0.15 2)
0.2 14x
6 ±0.2
14 8
1 7
8.75 -0.21)
Index Marking
1) Does not include plastic or metal protrusion of 0.15 max. per side
2) Does not include dambar protrusion of 0.05 max. per side GPS05093
Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book “Package Information” Dimensions in mm
SMD = Surface Mounted Device
P-DSO-8-1 (SMD)
(Plastic Dual Small Outline)
GPS05121
Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book “Package Information”
SMD = Surface Mounted Device Dimensions in mm
P-DSO-20-6 (SMD)
(Plastic Dual Small Outline)
0.35 x 45˚
2.65 max
2.45 -0.2
7.6 -0.2 1)
0.2 -0.1
9
0.23 +0.0
x
8˚ ma
1.27 0.4 +0.8
+0.15 2)
0.35
0.2 24x 0.1 10.3 ±0.3
20 11
GPS05094
1 12.8 1) 10
-0.2
Index Marking
1) Does not include plastic or metal protrusions of 0.15 max per side
2) Does not include dambar protrusion of 0.05 max per side
Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book “Package Information” Dimensions in mm
SMD = Surface Mounted Device