Samsung Confidential: 8. Block Diagram and Schematic

You might also like

Download as pdf or txt
Download as pdf or txt
You are on page 1of 57

http://bufanxiu.taobao.

com

4 3 2 1
SAMSUNG PROPRIETARY

8-1
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
Table of Contents
EXCEPT AS AUTHORIZED BY SAMSUNG.
Page. 1 COVER
Page. 2 OPERATION BLOCK DIAGRAM
D
Page. 3 BOARD INFORMATION D
Page. 4 POWER DIAGRAM
Page. 5 POWER RAIL ANALYSIS
WINCHESTER2
Page. 6 POWER SEQUENCE
Page. 7 CLOCK DISTRIBUTION
Page. 8~10 BLOCKS
g
Page. 11~12 DIAMONDVILLE (N270)
Page. 13~16 CALISTOGA (INTEL945GSE)
Page. 17~20 ICH7-M
un al
Page. 21 88E8040
CPU : INTEL DIAMONDVILLE Page. 22 AUDIO(ALC272)
Page. 23 AUDIO AMP & SPEAKERS
Chip Set : INTEL 945GSE Page. 24 INTERNAL MIC
ms nti
Page. 25 HEADPHONE & MIC JACKS
C Remarks : Page. 26 SUB-WOOFER C
Page. 27 CARDBUS (AU6336)
Page. 28 LCD I/F
Page. 29 CPU VRM POWER (VCC_CORE)
Model Name : WINCHESTER2 MAIN Page. 30 SWITCHED POWER
Sa de
Page. 31 POWER DISCHARGER
PCB Part No : BA41-01056A (GCE) Page. 32 MISCELLANEOUS
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

Page. 33 P3.3V_AUX & P5V_ALW


BA41-01057A (NY) Page. 34 FREE FALL SENSOR
nfi
8. Block Diagram and Schematic

BA41-01058A (HS) Page. 35~36 TEST POINTS


Page. 37 CLOCK GENERATOR (CK-505M)
Page. 38 THERMAL MONITOR
Dev. Step : PR(WINCHESTER2) Page. 39 DDR2 SODIMM
Page. 40 SPI_BIOS_ROM
Revision : 0.90 Page. 41 PCIE_HSDPA
Co
B
Page. 42 MICOM B
T.R. Date : 2009.03.02 Page. 43 USB_CONN
Page. 44 USB_DEVICES
Page. 45 DEBUG_80
Page. 46 GRAPHIC_IF_CRT
Page. 47 MIO_SWITCH
Page. 48 KBD_IF_CONN
Page. 49 TOUCHPAD_IF_CONN
DRAW CHECK APPROVAL Page. 50 LED_SWITCH
Page. 51 LID_SWITCH
Page. 52 PWR_MEMORY
Page. 53 CHIPSET POWER (P 1.05V & P 1.5V)
Page. 54 CHARGER
A
Page. 55 MINI_PCIE_CONN(WIRELESS LAN) A
Page. 56 SATA_DEVICES
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 1 of 56
4 3 2 1

N120
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
OPERATION BLOCK DIAGRAM
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
437 uFCBGA Type
D THERMAL D
CPU MONITOR
CLOCK DIAMONDVILLE
CPU2_THERMDA/DC EMC2102
GENERATOR TFT_LCD Page8(block)
Page11~12
CK-505 10.1" WIDE
Page28
g
Page8(block)
533MHz FSB
LVDS 998 uFCBGA Type
option
P3
un al
Bluetooth
VGA GMCH 200P
DDR2-SODIMM Page9(block)
CRT 533 MHz MAX 2 GB
Module
Page8(block) 945GSE Page9(block)
P0 USB (1):Chargeable USB
Page 13~16
ms nti
Page9(block)
P4
C
USB (2) Page9(block)
C
P5
652 FCBGA Type
USB (3) Page9(block)
HDD
2.5inch SATA P7
1.3M Camera Page9(block)
Sa de
Page8(block)
ICH USB2.0
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

P1
ICH7-M CardBus 3in1 B’d
8. Block Diagram and Schematic

nfi
AU6336 Page 27
82801 GBM
Page 17~20 P2
MINI CARD1
HDAUDIO PCI_ EXP PCI_ EXP1
High Definition Audio Wireless LAN
Co
Aud. Audio SPI Page9(block)
B AMP B
ALC272 RTC P6
Batt. PCI_ EXP2
MINI CARD2
Page 22~26 option HSDPA/Wibro
SIMM Card
SPI ROM
Page9(block) Page9(block)
2P
HP
Power S/W PCI_ EXP3

RJ45
MIC-IN 2P 2P 2P LAN CONTROLLER LAN
LPC Page9(block)
88E8040 Page21 Transformer
Page 21
MICOM SYNAPTICS
SPKR R H8S-2110B P/S2 TOUCHPAD
Page8(block)
SPKR L Page9(block)
A A
WOOFER
Space bar
SAMSUNG
KEYBOARD ELECTRONICS
Page9(block)

8-2
4 3 2 1
SRP Sheet Number: 2 of 56
8-3
4 3 2 1
SAMSUNG PROPRIETARY
BOARD INFORMATION
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
SCHEMATIC ANNOTATIONS AND BOARD INFORMATION D
PCI Devices
Voltage Rails
Devices IDSEL# REQ/GNT# Interrupts
Power Rail Descriptions
PRTC_BAT 3.3V (can drop to 2.0V min. in G3 state) supply for the RTC well.
g
USB AD29(internal) VDC Primary DC system power supply (9 to 19V)
Hub to PCI AD30(internal) P1.05V(VCCP) VTT for CPU, Calistoga & ICH7-M
LPC Bridge/IDE/AC97/SMBUS AD31(internal) Programable P3.3V_MICOM 3.3V always power rail(for Micom)
Internal MAC AD24(internal) P1.5V 1.5V switched power rail (off in S3-S5)
P1.8V_AUX 1.8V power rail for DDR (off in S4-S5)
un al
P0.9V 0.9V power rail for DDR (off in S4-S5)
P5V_AUX 5.0V power rail (off in S4-S5)
P3.3V_AUX 3.3V power rail (off in S4-S5)
P5V 5.0V switched power rail (off in S3-S5)
P3.3V 3.3V switched power rail (off in S3-S5)
CPU_CORE Core voltage for Atom CPU
P5V_ALW 5.0V always power rail
I2C / SMB Address
ms nti
Devices Address Hex Bus
ICH7M Master SMBUS Master
C CK-505M (Clock Generator) 1101 001X D2h Clock, Unused Clock Output Disable
C
SODIMM0 1010 000X A0h -
CPU Thermal Sensor 0111 101X 7Ah Thermal Sensor
FREE FALL SENSOR TBD
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

USB PORT Assign


8. Block Diagram and Schematic

nfi
Port Number ASSIGNED TO Port Number ASSIGNED TO
0 USB PORT 4 USB PORT
UHCI_0 UHCI_2
1 3-IN-1 5 USB PORT
2 Wireless LAN 6 HSDPA
UHCI_1 3 BLUETOOTH UHCI_3 7 CAMERA
Co
B B
PCI Express Assign
Port Number ASSIGNED TO
1 Mini Card 1(Wireless LAN)
2 Mini Card 2 (HSDPA/Wibro)
3 LOM
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 3 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
POWER DIAGRAM
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. Rev 0.1
D
KBC3_SUSPWR KBC3_PWRON D
(CHP3_S4_STATE*) (CHP3_SLPS3*) VCCP3_PWRGD
AC Adapter DIAMONDVILLE
P1.05V CALISTOGA CPU_CORE DIAMONDVILLE
ICH7-M
g
Battery DC VDC
un al
P1.8V_AUX SODIMM (DDR III)
CALISTOGA
DDR II-Termination
P0.9V
ms nti
C C
ICH7-M HDD
USB M_PCI
P3.3V_MICOM P5.0V CRT FAN CIRCUIT
P5V_AUX MICOM AUX DISPLAY
MICOM
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

8. Block Diagram and Schematic

CRESTLINE
nfi
P1.5V ICH8-M
P3.3V_AUX
ICH7-M LAN
MDC BT Thermal Sensor MICOM
Co
ICH7-M SODIMM
B P5.0V_ALW P3.3V SPI PCMCIA B
LCD LEDs
M_PCI
ICH7-M
P1.2V_LAN P2.5V
P12.0V_ALW
LAN
Power On/Off Table by S-state P1.8V_LAN
Rail P2.5V_LAN
State S0 S3 S4 S5 LAN
+V*A(LWS)
ON ON ON ON
+V*LAN ON ON S5-S4 S3 S0
+1.8V_AUX ON ON
+0.9V
A +V*AUX
A
ON ON
+V ON
SAMSUNG
ELECTRONICS
+V* (CORE) ON

8-4
4 3 2 1
SRP Sheet Number: 4 of 56
8-5
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
POWER RAILS ANALYSIS
EXCEPT AS AUTHORIZED BY SAMSUNG.
220V
Rev. 0.6 (060920)
D D
Adapter Battery
5.0V_AUX ( TBD A )
3.3V_AUX ( TBD A )

MICOM 3V ( TBD A )
g
1.05V
0.1 A (TBD) ITP
un al
CPU CORE MICOM 3V
CPU CORE ( TBD A )
1.05V (VCCP)
2.2 A Diamondville 3.3V
0.75 A (TBD)
Thermal
3.3V
0.08 A (TBD)
0.08 A (TBD)
KBC
1.05V ( TBD A ) 2.5 A Sensor
1.5V ( TBD A )
1.5V
0.13 A ( 2.5 W )
2.5V ( TBD A )
3.3V ( TBD A ) MICOM 3V
5.0V ( TBD A )
0.1 A (TBD) PWR LED
1.05V (MCH CORE)
1.8V_AUX ( TBD A ) 3.72 A
ms nti
2.5V
0.9V( TBD A )
1.5V
0.14 A Calistoga
0.78 A
GMCH 3.3V
0.25 A (TBD) CLOCK
VGA CORE (TBD A)
VDC INV ( TBD A )

C 3.3V 0.16 A C
1.8V_AUX (4 W )
PEX IO (TBD A)

RTC_Battery

3.3V
0.2 A (TBD) KeyBoard 3.3V_AUX
0.6 A (TBD) LAN
1.05V
1.5V 0.95 A
Sa de
3.3V
1.6A
0.421 A
ICH7-M 3.3V 0.01 A (TBD) KBD LED 3.3V_AUX
- This Document can not be used without Samsung's authorization -

SD Card
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

3.3V_AUX 0.1 A (TBD)


0.209 A (TBD)
5V
5V_AUX 0.001 A (TBD)
0.001 A (TBD) ( 1.5 W )
RTC_Battery 3.3V SPI
8. Block Diagram and Schematic

0.006 A (TBD) 0.015 A (TBD)


nfi
1.8V_AUX 1.5A
3.3V
5V
0.06 A (TBD)
0.07 A (TBD)
HD Audio 3.3V
1.5 A (TBD)
3.3V_AUX
1.5V
0.5 A (TBD) Mini Card X 2
0.75A (TBD)
Co
1.8V_AUX
B 0.9V
3.1 A (TBD) DDR-2 5V
0.22 A (TBD) SATA HDD B
1 A (TBD)
( ~ 5.0 W )
5V
0.16 A (TBD) FAN
3.3V (LCD 3V)
P5.0V_LED (VDC INV)
0.35 A LCD 5V
1.5 A (TBD) Audio AMP
0.6 A
P3.3V_AUX 5V
0.08 A (TBD) 2 A (TBD) USB (x 3)
P1.2V_LAN
P1.8V/2.5V_LAN
0.29 A (TBD) LAN (88E8040)
0.15 A (TBD)
5V 0.2 A (TBD) Touch Pad
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 5 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
POWER SEQUENCE BLOCK DIAGRAM
EXCEPT AS AUTHORIZED BY SAMSUNG.
PAGE 18
CLOCK 18-0) VRM3_CPU_PWRGD
1-0) PRTC_BAT RTC
Battery CHIP PAGE 6
D D
19-0) VRM3_CPU_PWRGD
2-1) MICOM_P3V 2-0) VDC
P5V_AUX & P3V_AUX VDC
4-0) KBC3_SUSPWR 11.1V
POWER
4-2) P3.3_AUX
TPS51120 Battery Mode
1-1) CHP3_RTCRST 15-0) KBC3_VRON 18-0) VRM3_CPU_PWRGD
(1) 5-0) AUX5_PWRGD
S/W 16-0) VCCP_PWRGD
CPU VRM
17-1) VCC_CORE
g
PAGE 39
PAGE 44
SC454
un al
PAGE 43
20-0) KBC3_CPUPWRGD_D
3-0) KBC3_CHKPWRSW*

19-0) VRM3_CPU_PWRGD VRMPWRGD 25-0) INIT# 25-0) INIT#


24-0) A20M#/IGNNE#/INTR/NMI 24-0) A20M#/IGNNE#/INTR/NMI
LAN_RESET*
22-0) PLT3_RST* 21-0) CPU1_PWRGDCPU 21-0) CPU1_PWRGDCPU CPU
23-0) KBC3_CPURST* 22-0) PLT3_RST* 14-2) P1.5V
ms nti
RCIN* 26-0) CPU BIST
12-1) CHP3_SLPS5*/S3* 15-2) VCCP
C 12-0) KBC3_PWRBTN*
ICH7-M C

23-0) CPU1_CPURST*
KBC 8-1) P3.3V_AUX 14-1) P3.3V
15-1) P2.5V 15-1) P2.5V
15-0) KBC3_PWRON 14-2) P1.5V 14-2) P1.5V
Sa de
23-0) PLT3_RST*
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

15-0) KBC3_VRON
GMCH
8. Block Diagram and Schematic

8-3) P1.5V 14-3) P0.9V


nfi
P1.5V_AUX & VCCP
PAGE 26
Thermal 15-2) VCCP 15-2) VCCP
Monitor SC415 16-0) VCCP_PWRGD
PAGE 9
PAGE 41
P5V_AUX & P3V_AUX
4-0) KBC3_SUSPWR 5-1)P5V_AUX
4-1) P3.3V_LAN TPS51120 2-1) P5.0V_ALW
DDR2 POWER 8-2) P1.8V_AUX 8-2) P1.8V_AUX
DDR2
Co
(2) SC486
13-1) P0.9V 14-3) P0.9V
B
PAGE 40
13-1) MEM_VREF 13-1) MEM_VREF Memory B
PAGE 40
22-0) PLT3_RST#
6-1) P5V_AUX 14-2) P3.3V MINI PCIE
14-1)P5V
14-0) KBC3_PWRON SI3433 14-2) P1.5V Devices
PAGE 44
4-1) P3.3V_AUX 5-1) P3.3V_AUX
14-2) P3.3V
14-0) KBC3_PWRON SI3433 14-1)P5V AUDIO
PAGE 44
4-3) P1.2V_LAN
BCP69-16
5-1) P3.3V_AUX AMP
88E8040 PAGE 28 15-0) KBC3_PWRON
MIC5219 15-1) P2.5V
GIGABIT TRANSFORMER 15-2) 1.5V_PWRGD
LFE9261 PAGE 44
14-2) P5.0V
PAGE 27 4-2) P1.8V_P2.5V_LAN
PAGE 29 HDD
A A
SAMSUNG
ELECTRONICS

8-6
4 3 2 1
SRP Sheet Number: 6 of 56
8-7
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
CLOCK DISTRIBUTION
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CLK0_HCLK0
CPU
1205-002574

D CLK0_HCLK0# D
133 MHz
CLK0_HCLK1
CLK1_MCLK0/0#
133 MHz CLK0_HCLK1#
CLK1_MCH3GPLL CLK1_MCLK1/1# SODIMM
g
133 MHz CLK1_MCH3GPLL#
CLK1_DREFSSCLK GMCH 533 MHz
133 MHz CLK1_DREFSSCLK#
un al
CLK1_DREFCLK
96 MHz CLK1_DREFCLK#
CLK1_PCIEICH
ms nti
CLOCK GENERATOR

HDA3_AUD_BCLK
133 MHz CLK1_PCIEICH# AUDIO CODEC
C
12.288 MHz C
33 MHz CLK3_PCLKICH
IDTCV179BNLG

14.318 MHz CLK3_ICH14


ICH
RTC Clock
CLK3_SMBCLK SMB3_CLK 32.786KHz
Sa de
CLK3_USB48
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

CK-505M

CLK1_SATA
100 MHz CLK1_SATA#
8. Block Diagram and Schematic

AU6336
nfi
CLK3_FM48
CLK1_MINIPCIE
100 MHz CLK1_MINIPCIE# MINI PCIE(WLAN)
Co
CLK1_MIN3PCIE
B B
100 MHz CLK1_MIN3PCIE#
MINI PCIE(HSDPA)
33 MHz CLK3_PCLKMICOM KBC5_TCLK TOUCHPAD
KBC
32.768KHz KBC3_SMCLK
BATTERY
100 MHz CLK1_PCIELOM
100 MHz CLK1_PCIELOM# 88E8040
33 MHz CLK3_PCLKCB CARDBUS
A
CONTROLLER A
33 MHz CLK3_PCLKMIN SAMSUNG
MINIPCI ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 7 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS KBC3_THERM_SMDATA
SAMSUNG ELECTRONICS CO’S PROPERTY. KBC3_THERM_SMCLK
SMB3_DATA_S

CPU3_THRMTRIP#
CLK3_USB48

DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS


CLK1_BSEL0
CLK1_BSEL1
CLK1_BSEL2

CPU2_THERMDC
CPU2_THERMDA

FAN3_FDBACK#
EXCEPT AS AUTHORIZED BY SAMSUNG.
FAN5_VDD
CLK1_BSEL0
CLK1_BSEL1
CLK1_BSEL2
CLK3_USB48
SMB3_DATA_S

D D

CPU2_THERMDA
CPU2_THERMDC
CPU3_THRMTRIP#
FAN3_FDBACK#
FAN5_VDD
KBC3_THERM_SMCLK
KBC3_THERM_SMDATA
CHP3_CPUSTP# CLK0_HCLK0
CHP3_CPUSTP# CLK0_HCLK0
CHP3_PCISTP# CLK0_HCLK0#
CHP3_PCISTP# CLK0_HCLK0#
CHP3_SATACLKREQ# CLK0_HCLK1
CHP3_SATACLKREQ# CLK0_HCLK1
CPU1_BSEL0 CLK0_HCLK1#
CPU1_BSEL0 CLK0_HCLK1#
CPU1_BSEL1 CLK1_DREFCLK
g
CPU1_BSEL1 CLK1_DREFCLK
CPU1_BSEL2 CLK1_DREFCLK# CPU1_THRMTRIP# THM3_ALERT#
CPU1_BSEL2 CLK1_DREFCLK# CPU1_THRMTRIP# THM3_ALERT#
EXP3_CLKREQ# CLK1_DREFSSCLK KBC3_PWRGD THM3_STP#
EXP3_CLKREQ# CLK1_DREFSSCLK KBC3_PWRGD THM3_STP#
LOM3_CLKREQ# CLK1_DREFSSCLK#
LOM3_CLKREQ# CLK1_DREFSSCLK#
MCH3_CLKREQ# CLK1_MCH3GPLL
MCH3_CLKREQ# CLK1_MCH3GPLL
MIN3_CLKREQ# CLK1_MCH3GPLL# Thermal_Sensor_SMSC_Emc2102
un al
MIN3_CLKREQ# CLK1_MCH3GPLL#
SMB3_CLK_S CLK1_MINI3PCIE
SMB3_CLK_S CLK1_MINI3PCIE
VRM3_CPU_PWRGD CLK1_MINI3PCIE#
VRM3_CPU_PWRGD CLK1_MINI3PCIE#
CLK1_MINIPCIE
CLK1_MINIPCIE
CLK1_MINIPCIE#
CLK1_MINIPCIE#
CLK1_PCIEICH
CLK1_PCIEICH
CLK1_PCIEICH#
CLK1_PCIEICH#
CLK1_PCIELOM
CLK1_PCIELOM
CLK1_PCIELOM#
CLK1_PCIELOM#
CLK1_SATA
ms nti
CLK1_SATA
CLK1_SATA#
CLK1_SATA#
CLK3_DBGLPC
CLK3_DBGLPC
CLK3_FM48
CLK3_FM48
CLK3_ICH14
C CLK3_ICH14
CLK3_PCLKICH SAT1_HDD_TXN SAT1_HDD_RXN
C
CLK3_PCLKICH SAT1_HDD_TXN SAT1_HDD_RXN
CLK3_PCLKMICOM SAT1_HDD_TXP SAT1_HDD_RXP
CLK3_PCLKMICOM SAT1_HDD_TXP SAT1_HDD_RXP
MCH1_BSEL0
MCH1_BSEL0
MCH1_BSEL1
MCH1_BSEL1
MCH1_BSEL2 SATA_IF_Conn
MCH1_BSEL2

CRT3_DDCDATA

CRT5_DDCDATA
Sa de

CRT5_DDCCLK
CK_Clock_505M_Int

CRT5_HSYNC
CRT5_VSYNC
KBC3_THERM_SMDATA
- This Document can not be used without Samsung's authorization -

KBC3_BLCKPWRSW#
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

KBC3_CHKPWRSW#

KBC3_SMDATA#

PCI3_CLKRUN#
KBC3_SMCLK#

LPC3_LAD(0:3)
KBC5_TDATA
KBC3_RST#

KBC5_TCLK
8. Block Diagram and Schematic

KBC3_MD

KBC3_TX
nfi

CRT3_DDCDATA
CRT5_DDCCLK
CRT5_DDCDATA
CRT5_HSYNC
CRT5_VSYNC
KBC3_BLCKPWRSW#
KBC3_CHKPWRSW#
KBC3_MD
KBC3_RST#
KBC3_SMCLK#
KBC3_SMDATA#
KBC3_THERM_SMDATA
KBC3_TX
KBC5_TCLK
KBC5_TDATA
LPC3_LAD(0:3)
PCI3_CLKRUN#

CRT3_BLUE CRT3_BLUE
CRT3_DDCCLK CRT3_DDCCLK
CRT3_GREEN CRT3_GREEN
CRT3_HSYNC CRT3_HSYNC
Co
CRT3_RED CRT3_RED
CRT3_VSYNC CRT3_VSYNC
B ADT3_SEL#
ADT3_SEL# CHP3_SERIRQ
CHP3_SERIRQ B
BAT3_DETECT# KBC3_A20G
BAT3_DETECT# KBC3_A20G
CHP3_SLPS3# KBC3_BKLTON Graphics_IF_CRT
CHP3_SLPS3# KBC3_BKLTON
CHP3_SLPS4# KBC3_CAPSLED#
CHP3_SLPS4# KBC3_CAPSLED#
CHP3_SLPS5# KBC3_CHG2000
CHP3_SLPS5# KBC3_CHG2000
CHP3_SUSSTAT# KBC3_CHGEN
CHP3_SUSSTAT# KBC3_CHGEN
CLK3_PCLKMICOM KBC3_CPURST#
CLK3_PCLKMICOM KBC3_CPURST#
KBC3_PWRSW# KBC3_EXTSMI#
KBC3_PWRSW# KBC3_EXTSMI#
KBC5_KSI(0:7) KBC3_LED_ACIN#
KBC5_KSI(0:7) KBC3_LED_ACIN#
LPC3_LFRAME# KBC3_LED_CHARGE#
LPC3_LFRAME# KBC3_LED_CHARGE#
PEX3_WAKE# KBC3_LED_POWER#
PEX3_WAKE# KBC3_LED_POWER#
PLT3_RST# KBC3_NUMLED#
PLT3_RST# KBC3_NUMLED#
THM3_STP# KBC3_P5ALWON
THM3_STP# KBC3_P5ALWON
VRM3_CPU_PWRGD KBC3_PRECHG
VRM3_CPU_PWRGD KBC3_PRECHG
KBC3_PWRBTN#
KBC3_PWRBTN#
KBC3_PWRGD
KBC3_PWRGD
KBC3_PWRON
KBC3_PWRON
KBC3_RFOFF#
KBC3_RFOFF#
KBC3_RSMRST#
KBC3_RSMRST#
KBC3_RUNSCI#
KBC3_RUNSCI#
KBC3_RX_CHG4.2V
KBC3_RX_CHG4.2V
KBC3_SCLED#
KBC3_SCLED#
KBC3_SPKMUTE
KBC3_SPKMUTE
KBC3_SUSPWR
KBC3_SUSPWR
KBC3_THERM_SMCLK
KBC3_THERM_SMCLK
KBC3_USBPWRON#
KBC3_USBPWRON#
KBC3_VRON
KBC3_VRON
KBC3_WAKESCI#
A KBC3_WAKESCI#
KBC5_KSO(0:7)
A
KBC5_KSO(0:7)
KBC5_KSO(8:15)
KBC5_KSO(8:15)
LID3_SWITCH#
LID3_SWITCH#
SAMSUNG
MICOM_Renesas2110_100p ELECTRONICS

8-8
4 3 2 1
SRP Sheet Number: 8 of 56
8-9
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
KBC5_P5ALWON#

USB3_BLUETOOTH+
USB3_BLUETOOTH-
USB3_PWRON#
USB3_MINIPCIE1+
USB3_MINIPCIE1-

USB3_CAMERA+
USB3_CAMERA-
D D

KBC5_P5ALWON#
USB3_PWRON#
USB3_MINIPCIE1+
USB3_MINIPCIE1-

USB3_BLUETOOTH+
USB3_BLUETOOTH-
USB3_CAMERA+
USB3_CAMERA-
CHP3_BIOSWP# SPI3_MISO
CHP3_BIOSWP# SPI3_MISO
SPI3_CLK
SPI3_CLK
SPI3_CS0#
SPI3_CS0#
SPI3_MOSI
SPI3_MOSI
g
CHP3_USBPWRON#
CHP3_USBPWRON#
SPI_BIOS_ROM_16Mbit KBC3_P5ALWON
KBC3_P5ALWON
CLK1_MINIPCIE MIN3_CLKREQ# KBC3_USBPWRON#
CLK1_MINIPCIE MIN3_CLKREQ# KBC3_USBPWRON#
CLK1_MINIPCIE# PEX1_MINIRXN1 USB3_P0+
CLK1_MINIPCIE# PEX1_MINIRXN1 USB3_P0+
KBC3_RFOFF# PEX1_MINIRXP1 USB3_P0-
un al
KBC3_RFOFF# PEX1_MINIRXP1 USB3_P0-
PEX1_MINITXN1 WLON_LED# USB3_P4+
PEX1_MINITXN1 WLON_LED# USB3_P4+
PEX1_MINITXP1 USB3_P4-
PEX1_MINITXP1 USB3_P4-
PLT3_RST# USB3_P5+
PLT3_RST# USB3_P5+
USB3_P5-
USB3_P5-
USB3_MINIPCIE2+

Mini_PCIE_Conn
USB3_MINIPCIE2-

USB_IF_Conn USB_IF_Devices
SMB3_DATA_S
SIM3_C7DATA
SMB3_CLK_S
SIM3_C1VCC
SIM3_C2RST

SIM3_C6VPP
SIM3_C3CLK

ms nti
C C
SIM3_C1VCC
SIM3_C2RST
SIM3_C3CLK
SIM3_C6VPP
SIM3_C7DATA
SMB3_CLK_S
SMB3_DATA_S
USB3_MINIPCIE2+
USB3_MINIPCIE2-

CHP3_SATALED#
CHP3_SATALED#
KBC3_CAPSLED# KBC3_TX KBC5_KSO(0:15)
KBC3_CAPSLED# KBC3_TX KBC5_KSO(0:15)
KBC3_LED_ACIN# KBC5_KSI(0:7)
KBC3_LED_ACIN# KBC5_KSI(0:7)
Sa de
KBC3_LED_CHARGE#
KBC3_LED_CHARGE#
KBC3_LED_POWER#
KBC3_LED_POWER#
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

CLK1_MINI3PCIE EXP3_CLKREQ# KBC3_NUMLED# KBD_IF_Conn


CLK1_MINI3PCIE EXP3_CLKREQ# KBC3_NUMLED#
CLK1_MINI3PCIE# PEX1_MINRXN2 KBC3_SCLED#
CLK1_MINI3PCIE# PEX1_MINRXN2 KBC3_SCLED#
KBC3_RFOFF# PEX1_MINRXP2 WLON_LED#
KBC3_RFOFF# PEX1_MINRXP2 WLON_LED#
PEX1_MINTXN2
PEX1_MINTXN2
8. Block Diagram and Schematic

PEX1_MINTXP2
PEX1_MINTXP2 LED_Switch
nfi
PLT3_RST#
PLT3_RST#
SIM3_C4DET
SIM3_C4DET
PCIE_HSDPA KBC3_PWRSW#
KBC3_PWRSW#
MIO_Switch
MEM1_ADQS#(7:0)
MEM1_ADQS(7:0)
MEM1_ADQ(63:0)
MEM1_ADM(7:0)

SMB3_DATA_S
MEM1_ACAS#

MEM1_ARAS#
MEM1_AWE#

MEM1_ODT0
MEM1_ODT1
MEM1_CKE0
MEM1_CKE1
MEM1_ABS0
MEM1_ABS1
MEM1_ABS2

MEM1_CS0#
MEM1_CS1#

2 LPC3_LAD(0)
LPC3_LAD(0)
Co
CLK3_DBGLPC 1 3 LPC3_LAD(1)
CLK3_DBGLPC IXO LPC3_LAD(1)
PLT3_RST# 7 4 LPC3_LAD(2)
PLT3_RST# LPC3_LAD(2)
B LPC3_LAD(3)
5 LPC3_LAD(3)
KBC5_TCLK
1 KBC5_TCLK B
6 LPC3_LFRAME# 2 KBC5_TDATA
LPC3_LFRAME# KBC5_TDATA
3 T_L_BUTTON#
T_L_BUTTON#
4 T_R_BUTTON#
MEM1_ABS0
MEM1_ABS1
MEM1_ABS2
MEM1_ACAS#
MEM1_ADM(7:0)
MEM1_ADQ(63:0)
MEM1_ADQS#(7:0)
MEM1_ADQS(7:0)
MEM1_ARAS#
MEM1_AWE#
MEM1_CKE0
MEM1_CKE1
MEM1_CS0#
MEM1_CS1#
MEM1_ODT0
MEM1_ODT1
SMB3_DATA_S Other_Debug_80 T_R_BUTTON#
Touchpad_IF_Conn
CLK1_MCLK0 MCH3_EXTTS0#
CLK1_MCLK0 MCH3_EXTTS0#
CLK1_MCLK0#
CLK1_MCLK0#
CLK1_MCLK1
CLK1_MCLK1
CLK1_MCLK1#
CLK1_MCLK1#
MEM1_AMA(13:0)
MEM1_AMA(13:0)
MEM1_VREF
MEM1_VREF
SMB3_CLK_S LID3_SWITCH# 1
SMB3_CLK_S LID3_SWITCH#
LID_Switch
SODIMM_DDR2
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 9 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
KBC3_SMDATA#
BAT3_SMDATA#
KBC3_SMCLK#
BAT3_SMCLK#

g
ADT3_SEL#

un al
ADT3_SEL#
BAT3_SMCLK#
BAT3_SMDATA#
KBC3_SMCLK#
KBC3_SMDATA#

ms nti
KBC3_CHG2000 BAT3_DETECT#
KBC3_CHG2000 BAT3_DETECT#
KBC3_CHGEN
KBC3_CHGEN
KBC3_PRECHG
KBC3_PRECHG
KBC3_RX_CHG4.2V
C KBC3_RX_CHG4.2V C
PWR_MV_Charger_Isl6256a
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

KBC3_PWRON VCCP3_PWRGD
KBC3_PWRON VCCP3_PWRGD
8. Block Diagram and Schematic

KBC3_VRON
KBC3_VRON
nfi
PWR_MV_Cantiga_Int
AUX5_PWRGD MEM1_VREF
AUX5_PWRGD MEM1_VREF
Co
CHP3_SLPS4#
CHP3_SLPS4#
KBC3_PWRON
KBC3_PWRON
B B
PWR_Memory
A A
SAMSUNG
ELECTRONICS

8-10
4 3 2 1
SRP Sheet Number: 10 of 56
8-11
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
DIAMONDVILLE (N270)
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
P1.05V P1.05V
U503-1 R79 R71
CPU1_A#(16:3) N270 1/4 56.2
1%
330
3 P21 V19
A3# ADS# CPU1_ADS#
U503-2
g
4 H20 Y19
A4# BNR# CPU1_BNR#
5
6
N20
R20
A5#
A6#
BPRI#
U21
CPU1_BPRI# CPU1_D#(15:0) N270 2/4 CPU1_D#(47:32)
7 J19 T21 0 Y11 R3 32
8 N19
A7# DEFER#
T19
CPU1_DEFER# 1 W10
D0# D32#
R2 33
un al
9 G20
A8# DRDY#
Y18
CPU1_DRDY# 2 Y12
D1# D33#
P1 34
10 M19
A9# DBSY# CPU1_DBSY# 3 AA14
D2# D34#
N1 35
A10# TP18068 D3# D35#
ADDR GROUP0

11 H21 T20 4 AA11 M2 36


12 L20
A11# BR0# CPU1_BREQ# 5 W12
D4# D36#
P2 37
A12# D5# D37#
13 M20 F16 6 AA16 J3 38
CONTROL

A13# IERR# D6# D38#


14 K19
A14# INIT#
V16 R72 1K 1%
CPU1_INIT#
7 Y10
D7# D39#
N3 39
15 J20 8 Y9 G3 40

DATA GRP0

DATA GRP2
A15# D8# D40#
16 L21 W20 9 Y13 H2 41
CPU1_ADSTB0# K20
A16# LOCK# CPU1_LOCK# 10 W15
D9# D41#
N2 42
ms nti
ADSTB0# D10# D42#
D17 D15 11 AA13 L2 43
CPU1_REQ#(4:0) 0 N21
AP#0 RESET#
W18
CPU1_CPURST# 12 Y16
D11# D43#
M3 44
1 J21
REQ0# RS0#
Y17 CPU1_RS0# 13 W13
D12# D44#
J2 45
2 G19
REQ1# RS1#
U20
CPU1_RS1# 14 AA9
D13# D45#
H1 46
C 3 P20
REQ2# RS2#
W19
CPU1_RS2# 15 W9
D14# D46#
J1 47
C
4 R19
REQ3# TRDY# CPU1_TRDY# Y14
D15# D47#
K2
REQ4#
AA17
CPU1_DSTBN0# Y15
DSTBN0# DSTBN2#
K3
CPU1_DSTBN2#
CPU1_A#(31:17) 17 C19
HIT#
V20 CPU1_HIT# CPU1_DSTBP0# W16
DSTBP0# DSTBP2#
L1 CPU1_DSTBP2#
18 F19
A17# HITM# CPU1_HITM# CPU1_DBI0# V9
DINV0# DINV2#
M4
CPU1_DBI2#
19 E21
A18#
K17
DP#0 DP#2 CPU1_D#(63:48)
20 A16
A19# BPM0#
J18
CPU1_D#(31:16) 16 AA5 C2 48
A20# BPM1# D16# D48#
Sa de
21 D19 H15 17 Y8 G2 49
A21# BPM2# D17# D49#
XDP/ITP SIGNALS

P1.05V P1.05V 22 C14 J15 P1.05V 18 W3 F1 50


A22# BPM3# D18# D50#
- This Document can not be used without Samsung's authorization -

Near the CPU


- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

23 C18 K18 19 U1 D3 51
A23# PRDY# D19# D51#
24 C20
A24# PREQ#
J16 R80 54.9 1% 20 W7
D20# D52#
B4 52
ADDR GROUP1

25 E20
A25# TCK
M17 R75 54.9 1% 21 W6
D21# D53#
E1 53
COMP0/2 (COMP1/3) should be
26 D20
A26# TDI
N16 R74 54.9 1% 22 Y7
D22# D54#
A5 54
P1.05V connected with Zo=27.4ohm(55ohm)
8. Block Diagram and Schematic

27 B18 M16 23 AA6 C3 55


A27# TDO D23# D55#
R76 trace shorter than 0.5" to their
nfi
28 C15 L17 54.9 1% 24 Y3 A6 56

DATA GRP1

DATA GRP3
A28# TMS D24# D56#
29 B16
A29# TRST#
K16 R77 54.9 1% 25 W2
D25# D57#
F2 57 respective Banias socket pins.
30 B17 V15 R78 26 V3 C6 58
31 C16
A30# BR1#
R81 0 USE PROCHOT* 27 U2
D26# D58#
B6 59 COMP0/2 : Stripline=14mils / Microstrip=18mils
R73 R98 A31# ITP3_DBRRESET# 56.2 D27# D59#
1K 1K R83 1K A17 G17 1% 56ohm --> 68ohm 28 T3 B3 60 COMP1/3 : Stripline=4mils / Microstrip=5mils
A32# PROCHOT# D28# D60#
R84 1K B14 E4 nostuff 29 AA8 C4 61
A33# THRMDA CPU2_THERMDA D29# D61#
THERM

nostuff R85 1K B15 E5 30 V2 C7 62


nostuff A34# THRMDC CPU2_THERMDC D30# D62#
R82 1K A14
A35#
P1.05V 31 W4
D31# D63#
D2 63
B19 H17 Y4 E2
CPU1_ADSTB1# M18
ADSTB1# THERMTRIP# CPU1_THRMTRIP# CPU1_DSTBN1# Y5
DSTBN1# DSTBN3#
F3 TP18106
CPU1_DSTBN3#
AP#1 CPU1_DSTBP1# Y6
DSTBP1# DSTBP3#
C5 TP18105 CPU1_DSTBP3#
R100CPU1_DBI1# DINV1# DINV3# CPU1_DBI3#
U18 HCLK V11 1K R4 D4 TP18104
CPU1_A20M# T16
A20M# BCLK0
V12
CLK0_HCLK0 DP#1 DP#3
Co
1%
CPU1_FERR# FERR# BCLK1 CLK0_HCLK0# TP18103
J4 A7 T1
B CPU1_IGNNE# IGNNE# GTLREF COMP0
B
R16 R95 1K U5
1% MISC T2 1% 27.4 R110
CPU1_STPCLK# T15
STPCLK#
R92 1K V5
1%
ACLKPH COMP1
F20 54.9 R94
CPU1_INTR LINT0 R101 DCLKPH COMP2
1%
R15 P1.05V 2K C102 T17 F21 1% 27.4 R69
CPU1_NMI U17
LINT1 1% 100nF nostuff R6
BINIT# COMP3 1% 54.9 R68
CPU1_SMI# SMI# 10V nostuff M6
EDM
R18
D6 C21 N15
EXTBGREF DPRSTP#
R17
CPU1_DPRSTP#
NC1 RSVD3 R97 FORCEPR# DPSLP# CPU1_DPSLP#
G6 NC C1 1K N6 U4
H6
NC2 RSVD2
A3 1% P17
HPPLL DPWR#
V17
CPU1_DPWR#
K4
NC3 RSVD1
T6
MCERR# PWRGOOD
N18 CPU1_PWRGDCPU
K5
NC4
J6
RSP# SLP#
A13
CPU1_SLP#
M15
NC5 CPU1_BSEL0 H5
BSEL0 CORE_DET
B7
NC6 R96 CPU1_BSEL1 BSEL1 CMREF
L16 2K C85 G5 P1.05V
NC7 1% 100nF
CPU1_BSEL2 BSEL2
0902-002366 10V 0902-002366
GTLREF : Keep the Voltage divider within 0.5" R99
1K
of the First GTLREF0 with Z0= 55 ohm trace 1%
Minimize coupling of any switching signals to this net
C101 R102
GTLREF : Keep the Voltage divider within 0.5" 100nF 2K
of the First EXTBGREF with Z0= 55 ohm trace 10V 1%
Minimize coupling of any switching signals to this net
GTLREF : Keep the Voltage divider within 0.5"
of the First CMREF with Z0= 55 ohm trace
A Minimize coupling of any switching signals to this net A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 11 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. DIAMONDVILLE (N270)
U503-4
D N270 4/4 D
A2 AA20
VSS1 VSS145
A4 AA19
VSS2 VSS144
A8 AA18
VSS3 VSS143
A15 AA15
VSS4 VSS142
A18 AA12
VSS5 VSS141
A19 AA10
VSS6 VSS140
P1.05V
U503-3 A20
VSS7 VSS139
AA7
N270 3/4 B1
B2
VSS8
VSS9
VSS138
VSS137
AA4
AA3
g
V10 C9 B5 AA2
VCCF VTT1 VSS10 VSS136
D9 B8 Y21
C66 A9
VTT2
E9 B13
VSS11 VSS135
Y20
100nF B9
VCCQ1 VTT3
F8 B20
VSS12 VSS134
Y2
10V
CPU_CORE VCCQ2 VTT4 VSS13 VSS133
F9 B21 Y1
un al
VTT5 VSS14 VSS132
A10 G8 C8 W21
VCCP1 VTT6 VSS15 VSS131
A11 G14 C17 W17
VCCP2 VTT7 P1.05V VSS16 VSS130
A12 H8 D1 W14
VCCP3 VTT8 VSS17 VSS129
B10 H14 D5 W11
VCCP4 VTT9 VSS18 VSS128
B11 J8 D8 W8
VCCP5 VTT10 VSS19 VSS127
B12 J14 D14 W5
VCCP6 VTT11 C71 C93 C67 VSS20 VSS126
C10 K8 C126 D18 W1
C11
VCCP7 VTT12
K14
100nF 100nF
1000nF 1000nF
D21
VSS21 VSS125
V21
VCCP8 VTT13 10V 6.3V 6.3V VSS22 VSS124
C12 L8 10V E3 V18
ms nti
VCCP9 VTT14 VSS23 VSS123
D10 L14 E6 V14
VCCP10 VTT15 VSS24 VSS122
D11 M8 E7 V13
VCCP11 VTT16 VSS25 VSS121
D12 M14 E8 V8
VCCP12 VTT17 VSS26 VSS120
E10 N8 E15 V7
C C E11
VCCP13 VTT18
N14 E16
VSS27 VSS119
V6
C
VCCP14 VTT19 VSS28 VSS118
E12 P8 E19 V4
VCCP15 VTT20 VSS29 VSS117
F10 P14 F4 V1
VCCP16 VTT21 VSS30 VSS116
F11 R8 F5 U19
VCCP17 VTT22 VSS31 VSS115
F12 R14 F6 U16
VCCP18 VTT23 VSS32 VSS114
G10 T8 F7 U15
VCCP19 VTT24 VSS33 VSS113
G11 T14 F17 U7
VCCP20 VTT25 VSS34 VSS112
Sa de
G12 U8 F18 U6
VCCP21 VTT26 VSS35 VSS111
H10 U9 G1 U3
VCCP22 VTT27 VSS36 VSS110
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

H11 U10 G4 T18


VCCP23 VTT28 VSS37 VSS109
H12 U11 G7 T13
VCCP24 VTT29 VSS38 VSS108
J10 U12 G9 T12
VCCP25 VTT30 VSS39 VSS107
J11 U13 G13 T11
VCCP26 VTT31 VSS40 VSS106
8. Block Diagram and Schematic

J12 U14 G21 T10


VCCP27 VTT32 VSS41 VSS105
nfi
K10 H3 T9
VCCP28 VSS42 VSS104
K11 F14 H4 T7
VCCP29 VCCP_C6_4 VSS43 VSS103
K12 F13 H7 T5
VCCP30 VCCP_C6_3 VSS44 VSS102
L10 E14 H9 T4
VCCP31 VCCP_C6_2 P1.5V VSS45 VSS101
L11 E13 H13 R21
VCCP32 VCCP_C6_1 VSS46 VSS100
L12 H16 R13
VCCP33 VSS47 VSS99
M10 D7 H18 R9
VCCP34 VCCA VSS48 VSS98
M11 H19 R7
M12
VCCP35
F15 CPU1_VID(6:0) C104 C103 J5
VSS49 VSS97
R5
VCCP36 VID0 VSS50 VSS96
N10 D16 100nF 10000nF-X5R J7 R1
VCCP37 VID1 VSS51 VSS95
N11 E18 10V 6.3V J9 P19
VCCP38 VID2 VSS52 VSS94
N12 G15 J13 P18
VCCP39 VID3 VSS53 VSS93
P10 G16 J17 P16
Co
VCCP40 VID4 Placed as close as VSS54 VSS92
P11 E17 possible to VCCA pins. K1 P15
VCCP41 VID5 VSS55 VSS91
B P12
VCCP42 VID6
G18 K6
VSS56 VSS90
P13 B
R10 K7 P9
VCCP43 VSS57 VSS89
R11 C13 K9 P7
R12
VCCP44 VCCSENSE CPU1_VCCSENSE K13
VSS58 VSS88
P6
VCCP45 VSS59 VSS87
D13 K15 P5
VSSSENSE CPU1_VSSSENSE K21
VSS60 VSS86
P4
VSS61 VSS85
0902-002366 L3 P3
VSS62 VSS84
L4 N17
VSS63 VSS83
L5 N13
VSS64 VSS82
L6 N9
VSS65 VSS81
near by CPU near by GMCH L7 N7
VSS66 VSS80
L9 N5
M1 M3 M2 VSS67 VSS79
L13 N4
HEAD HEAD HEAD VSS68 VSS78
L15 M21
DIA DIA DIA VSS69 VSS77
L18 M13
LENGTH LENGTH LENGTH VSS70 VSS76
C68 C69 C70 C72 C73 C74 C75 C76 C77 C78 C100 C105 L19
VSS71 VSS75
M9
10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R 10000nF-X5R BA61-01090A BA61-01090A BA61-01090A M1 M7
VSS72 VSS74
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V M5
VSS73
0902-002366
CPU_CORE
20mils R86 100 1%
CPU1_VCCSENSE
C91 C92 C94 C95 C96 C97 C98 C99
1000nF 1000nF 1000nF 1000nF 1000nF 1000nF 1000nF 1000nF
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V
A R87 100 1%
A
CPU1_VSSSENSE
SAMSUNG
C83 C84 C79 C86 C87 C88 C89 C90
1000nF 1000nF 1000nF 1000nF 1000nF 1000nF 1000nF 1000nF
ELECTRONICS
6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V 6.3V

8-12
4 3 2 1
SRP Sheet Number: 12 of 56
8-13
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CALISTOGA (945GSE)
D P1.05V D
U505-1 R108
221
CPU1_D#(63:0) 945GSE CPU1_A#(31:3)
MCH1_HYSWING
1%
0.327V
0 C4 F8 3
HD0* HA3*
1 F6
HD1* HA4*
D12 4 C106 R107
2 H9 C13 5 100nF 100
g
HD2* HA5*
3 H6 A8 6 10V 1%
HD3* HA6*
4 F7 E13 7
HD4* HA7*
5 E3 E12 8
HD5* HA8*
6 C2
HD6* HA9*
J12 9 within 20mil
7 C3 B13 10
un al
HD7* HA10*
8 K9 A13 11
HD8* HA11*
9 F5 G13 12
HD9* HA12*
10 J7 A12 13
HD10* HA13*
11 K7 D14 14
HD11* HA14*
12 H8 F14 15
1/5
HD12* HA15*
13 E5 J13 16
HD13* HA16* P1.05V
14 K8 E17 17
HD14* HA17*
15 J8 H15 18
HD15* HA18*
16 J2 0904-002420 G15 19
ms nti
HD16* HA19*
17 J3 G14 20 R132
HD17* HA20*
18 N1 A15 21 221
HD18* HA21*
19 M5 B18 22 1%
HD19* HA22*
C 20
21
K5
J5
HD20* HA23*
B15
E14
23
24
MCH1_HXSWING 0.327V C
HD21* HA24*
22 H3
HD22* HA25*
H13 25 C146 R127
23 J4 C14 26 100nF 100
HD23* HA26*
24 N3 A17 27 10V 1%
HD24* HA27*
25 M4 E15 28
HD25* HA28*
26 M3 H17 29
HD26* HA29*
27 N8 D17 30 within 20mil
HD27* HA30*
Sa de
28 N6 G17 31
29 K3
HD28* HA31*
7-C4
CPU1_REQ#(4:0)
HD29*
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

30 N9 G9 0
HD30* HREQ0*
31 M1 E9 1
HD31* HREQ1*
32 V8 G12 2
HD32* HREQ2*
33 V9 B8 3
HD33* HREQ3*
8. Block Diagram and Schematic

34 R6 F12 4
HD34* HREQ4* P1.05V
nfi
35 T8
HD35*
36 R2 C12
37 N5
HD36* HADSTB0*
H16
CPU1_ADSTB0#
38 N2
HD37* HADSTB1* CPU1_ADSTB1#
HD38* R105
39 R5 E1 100
40 U7
HD39* HVREF1
E2
MCH1_HVREF 1%
HD40* HVREF0 HVREF2
41
42
R8
T4
HD41*
AA6
MCH1_HVREF 0.7V
43 T7
HD42* HCLKN
AA5 CLK0_HCLK1# C124 R106
44 R3
HD43* HCLKP CLK0_HCLK1 nearby Pin J13 100nF 200
HD44* 1%
45 T5 H5 10V
46 V6
HD45* HDINV0*
J6
CPU1_DBI0# Layout Note
HD46* HDINV1* CPU1_DBI1#
Co
47 V3 T9
48 W2
HD47* HDINV2*
U6
CPU1_DBI2# Place 100nF
B 49 W1
HD48* HDINV3* CPU1_DBI3# within 100mils B
HD49*
50 V2 F3 near HVREF pin
51 W4
HD50* HDSTBN0*
M8
CPU1_DSTBN0#
52 W7
HD51* HDSTBN1*
T1 CPU1_DSTBN1#
53 W5
HD52* HDSTBN2*
AA3
CPU1_DSTBN2#
54 V5
HD53* HDSTBN3*
F4
CPU1_DSTBN3#
55 AB4
HD54* HDSTBP0*
M7
CPU1_DSTBP0#
56 AB8
HD55* HDSTBP1*
T2
CPU1_DSTBP1#
57 W8
HD56* HDSTBP2*
AB3 CPU1_DSTBP2#
58 AA9
HD57* HDSTBP3* CPU1_DSTBP3#
HD58*
59 AA8 F10
60 AB1
HD59* HADS*
B9
CPU1_ADS#
P1.05V 61 AB7
HD60* HBNR*
C7
CPU1_BNR#
62 AA2
HD61* HBPRI*
G8
CPU1_BPRI#
63 AB5
HD62* HBREQ0* CPU1_BREQ#
HD63*
C10
C15
HDBSY*
C6
CPU1_DBSY#
MCH1_HXSWING H1
HXSWING HDEFER*
E6
CPU1_DEFER#
MCH1_HYSWING HYSWING HDRDY* CPU1_DRDY#
R93 54.9 1% A6
HXSCOMP HHIT*
C8
CPU1_HIT#
R120 54.9 1% K1 B4
R91 24.9 1% A10
HYSCOMP HHITM*
C5 CPU1_HITM#
HXRCOMP HLOCK* CPU1_LOCK#
R109 24.9 1% J1 E10
HYRCOMP HTRDY* CPU1_TRDY#
width: 10mil, within 20mil A5 G7
CPU1_RS0# B6
HRS0* HDPWR*
B10
CPU1_DPWR#
CPU1_RS1# G10
HRS1* HCPURST*
E8
CPU1_CPURST#
CPU1_RS2# HRS2* HSLPCPU* CPU1_SLP#
A A
HSLPCPU* - GMCH : Enhanced mode (def.)
HSLPCPU* - ICH : Legacy mode
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 13 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
CALISTOGA (945GSE)
EXCEPT AS AUTHORIZED BY SAMSUNG. P1.5V
U505-2 R596
U505-3
945GSE 24.9
1% MEM1_ADM(7:0) 945GSE MEM1_ADQ(63:0)
A27 R28 0 AB30 AC31 0
D CLK1_DREFCLK# A26
DREF_CLKN EXP_ACOMPI
M28 1 AL31
SA_DM0 SA_DQ0
AB28 1
D
CLK1_DREFCLK J33
DREF_CLKP EXP_AICOMPO
2 AF30
SA_DM1 SA_DQ1
AE33 2
CLK1_DREFSSCLK# H33
DREF_SSCLKN
Y29 3 AK26
SA_DM2 SA_DQ2
AF32 3
CLK1_DREFSSCLK DREF_SSCLKP DMI_RXN0
Y32 DMI1_TXN0 4 AL9
SA_DM3 SA_DQ3
AC33 4
Y26
DMI_RXN1
Y28
DMI1_TXN1 5 AG7
SA_DM4 SA_DQ4
AB32 5
CLK1_MCH3GPLL# AA26
GCLKN DMI_RXP0
Y31 DMI1_TXP0 6 AK5
SA_DM5 SA_DQ5
AB31 6
CLK1_MCH3GPLL GCLKP DMI_RXP1
V28
DMI1_TXP1 7 AH3
SA_DM6 SA_DQ6
AE31 7
P1.5V A21
DMI_TXN0
V31
DMI1_RXN0 MEM1_ADQS(7:0) SA_DM7 SA_DQ7
AH31 8
C20
TVDACA_OUT DMI_TXN1
V29
DMI1_RXN1 0 AC28
SA_DQ8
AK31 9
E20
TVDACB_OUT DMI_TXP0
V32
DMI1_RXP0 1 AJ30
SA_DQS0 SA_DQ9
AL28 10
DMI1_RXP1
g
TVDACC_OUT DMI_TXP1 SA_DQS1 SA_DQ10
G23 2 AK33 AK27 11
TV_IREF_REFSET SA_DQS2 SA_DQ11
B21 AF33 3 AL25 AH30 12
CLK1_MCLK0
2/5 3/5
TV_IRTNA SM_CLK0 SA_DQS3 SA_DQ12
C21 AG33 4 AN9 AL32 13
D21
TV_IRTNB SM_CLK0*
AG1
CLK1_MCLK0# 5 AH8
SA_DQS4 SA_DQ13
AJ28 14
G26
TV_IRTNC SM_CLK1
AF1
CLK1_MCLK1 6 AM2
SA_DQS5 SA_DQ14
AJ27 15
un al
J26
TV_DCONSEL0 SM_CLK1*
AJ1
CLK1_MCLK1# 7 AE3
SA_DQS6 SA_DQ15
AH32 16
TV_DCONSEL1 SM_CLK2
AK1
MEM1_ADQS#(7:0) SA_DQS7 SA_DQ16
AF31 17
SM_CLK2* 0904-002420 SA_DQ17
H20 0904-002420 AM30 0 AC29 AH27 18
CRT3_DDCCLK H22
CRT_DDCCLK SM_CLK3
AN30 1 AK30
SA_DQS0* SA_DQ18
AF28 19
CRT3_DDCDATA R145 40.2 1% F27
CRT_DDCDATA SM_CLK3*
2 AJ33
SA_DQS1* SA_DQ19
AJ32 20
CRT3_VSYNC CRT_VSYNC SA_DQS2* SA_DQ20
CRT3_HSYNC R144 40.2 1% D27
CRT_HSYNC SM_CKE0
AN21
MEM1_CKE0
3 AM25
SA_DQS3* SA_DQ21
AG31 21
C25 AN22 4 AN8 AG28 22
CRT3_RED E25
CRT_RED SM_CKE1
AF26
MEM1_CKE1 5 AJ8
SA_DQS4* SA_DQ22
AG27 23
CRT3_GREEN A24
CRT_GREEN SM_CKE2
AF25 6 AM3
SA_DQS5* SA_DQ23
AN27 24
ms nti
CRT3_BLUE R570 150 1% D25
CRT_BLUE SM_CKE3
7 AE2
SA_DQS6* SA_DQ24
AM26 25
CRT_RED* SA_DQS7* SA_DQ25
R572 150 1% F25 AG14 AJ26 26
CRT_GREEN* SM_CS0* MEM1_CS0# SA_DQ26
0.022nF 5%50V
0.022nF 5%50V
0.022nF 5%50V

R571 150 1% A23 AF12 AK12 AJ25 27


H25
CRT_BLUE* SM_CS1*
AK14
MEM1_CS1# MEM1_ABS0 AH11
SA_BS0 SA_DQ27
AL27 28
C R149 249 1%
CRT_IREF SM_CS2*
AH12
MEM1_ABS1 AG17
SA_BS1 SA_DQ28
AN26 29
C
J27
SM_CS3* MEM1_ABS2 SA_BS2 SA_DQ29
AH25 30
SDVO_CTRLCLK SA_DQ30
H27 AE12 AJ17 AG26 31
T30
SDVO_CTRLDATA SM_ODT0
AF14 MEM1_ODT0 MEM1_ACAS# AK18
SA_CAS* SA_DQ31
AM12 32
T29
SDVO_FLDSTALL SM_ODT1
AJ14
MEM1_ODT1 MEM1_ARAS# AH17
SA_RAS* SA_DQ32
AL11 33
SDVO_FLDSTALL* SM_ODT2 MEM1_AWE# SA_WE* SA_DQ33
C592
C591
C590

M30 AJ12 AH9 34


SDVO_TVCLKIN SM_ODT3 P1.8V_AUX SA_DQ34
N30 AN28 AK9 35
SDVO_TVCLKIN* SA_RCVENIN* SA_DQ35
Sa de
AN12 R121 80.6 1% AM28 AM11 36
P30
SMRCOMPN
AN14 R135 80.6 1%
MEM1_AMA(13:0) SA_RCVENOUT* SA_DQ36
AK11 37
SDVOB_INT SMRCOMPP SA_DQ37
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

R30 AJ21 0 AJ15 AM8 38


SDVOB_INT* SMOCDCOMP0 MEM1_VREF SA_MA0 SA_DQ38
AF11 1 AM17 AK8 39
SMOCDCOMP1 SA_MA1 SA_DQ39
N28 2 AM15 AG9 40
SDVOB_RED SA_MA2 SA_DQ40
P28
SDVOB_RED* SMVREF0
AA33 C128 100nF 10V 3 AH15
SA_MA3 SA_DQ41
AF9 41
P3.3V C627
8. Block Diagram and Schematic

M32 AE1 100nF 10V 4 AK15 AF8 42


SDVOB_GREEN SMVREF1 SA_MA4 SA_DQ42
nfi
N32 5 AN15 AK6 43
SDVOB_GREEN* SA_MA5 SA_DQ43
P33 W27 R154 100 1% 6 AJ18 AF7 44
nostuff
P32
SDVOB_BLUE RSTIN*
AB29
PLT3_RST# 7 AF19
SA_MA6 SA_DQ44
AG11 45
nostuff SDVOB_BLUE* PWROK
G21 KBC3_PWRGD 8 AN17
SA_MA7 SA_DQ45
AJ6 46
R146 R147 PM_BMBUSY* MCH3_BMBUSY# SA_MA8 SA_DQ46
10K 10K T32 J15 9 AL17 AH6 47
R32
SDVOB_CLKN PM_THRMTRIP*
F26
CPU1_THRMTRIP# 10 AG16
SA_MA9 SA_DQ47
AN6 48
SDVOB_CLKP PM_EXTTS*_0
H26
MCH3_EXTTS0# 11 AL18
SA_MA10 SA_DQ48
AM6 49
H30
PM_EXTTS*_1 MCH3_EXTTS1# 12 AG18
SA_MA11 SA_DQ49
AK3 50
LCD3_BRIT G29
L_BKLTCRTL
E31 13 AL14
SA_MA12 SA_DQ50
AL2 51
MCH3_LCD_BKLTEN K30
L_BKLTEN ICHSYNC*
J22
MCH3_ICHSYNC# SA_MA13 SA_DQ51
AM5 52
MCH3_LCD_VDDEN F28
L_VDDEN CLKREQ* MCH3_CLKREQ# AH21
SA_DQ52
AL5 53
L_CTLA_CLK SB_BS0 SA_DQ53
E28 C18 AJ20 AJ3 54
L_CTLB_DATA CFG0 MCH1_BSEL0 SB_BS1 SA_DQ54
Co
E18 AE27 AJ2 55
D30
CFG1
G20
MCH1_BSEL1 SB_BS2 SA_DQ55
AG2 56
B LCD1_ACLK# C30
LA_CLKN CFG2
G18
MCH1_BSEL2 AG19
SA_DQ56
AF3 57 B
LCD1_ACLK G31
LA_CLKP CFG3
J20 AG21
SB_CAS* SA_DQ57
AE7 58
LCD1_ADATA0# H31
LA_DATAN0 CFG5
J18 Internal P.U. P3.3V AG20
SB_RAS* SA_DQ58
AF6 59
LCD1_ADATA0 F32
LA_DATAP0 CFG6
K28 R152 1K
SB_WE* SA_DQ59
AH5 60
LCD1_ADATA1# G32
LA_DATAN1 CFG19
1% AN20
SA_DQ60
AG3 61
LCD1_ADATA1 LA_DATAP1 R131 R130 SB_MA0 SA_DQ61
D31 K25 nostuff 2.2K 2.2K nostuff AL21 AG5 62
LCD1_ADATA2# C31
LA_DATAN2 RSVD_1
K26 AK21
SB_MA1 SA_DQ62
AF5 63
LCD1_ADATA2 LA_DATAP2 RSVD_2
K32
nostuff
AK22
SB_MA2 SA_DQ63
RSVD_3 R133 SB_MA3
nostuff A30 K31 2.2K AL22 K15
nostuff
C568 C577 C575 C569 A29
LB_CLKN RSVD_4
R24 AH22
SB_MA4 RSVD_20
K21
0.01nF 0.01nF 0.01nF 0.01nF LB_CLKP RSVD_5 SB_MA5 RSVD_21
nostuff F33 T24 AG22 K19
nostuff
0.5pF
50V
0.5pF
50V
0.5pF
50V
0.5pF
50V D33
LB_DATAN_0 RSVD_6
M10 CFG[0:2] = BSEL[0:2] = "100" AF21
SB_MA6 RSVD_22
K20
nostuff
C572 C576 C573 C578 F30 LB_DATAN_1 RSVD_7
A18 AM21
SB_MA7 RSVD_23
K24
0.01nF 0.01nF 0.01nF 0.01nF LB_DATAN_2 RSVD_8 Page 6 SB_MA8 RSVD_24
nostuff 0.5pF 0.5pF 0.5pF 0.5pF E33 AB10 AE21 Y25
LB_DATAP_0 RSVD_9 SB_MA9 RSVD_25
nostuff 50V 50V 50V 50V D32 AA10 AL20 Y24
nostuff F29
LB_DATAP_1 RSVD_10
C17 MCH_CFG5 : LOW=DIMX2 AE22
SB_MA10 RSVD_26
AB22
LB_DATAP_2 RSVD_11 VSS_NCTF SB_MA11 RSVD_27
Place nearby MCH RSVD_12
A33
HIGH=DIMX4 AE26
SB_MA12 RSVD_28
AB21
K27 K22 AE20 AB19
L_IBG RSVD_13 SB_MA13 RSVD_29
J29 J17 AB16
L_VBG RSVD_14 RSVD_30
R150 J30 K23 AB18 AB14
K29
L_VREFH RSVD_15
K17 Current Setting (def. : default Option) AB15
RSVD_37 RSVD_31
AA12
1.5K L_VREFL RSVD_16 RSVD_38 RSVD_32
1% K12 CFG# Low High AB13 W24
RSVD_17 RSVD_39 RSVD_33
G28 K13 AB12 AA24
LCD3_EDID_CLK H28
LDDC_CLK RSVD_18
K16
CFG(5) DMIx2 (default) DMIx4 AB17
RSVD_40 RSVD_34
AB24
LCD3_EDID_DATA LDDC_DATA RSVD_19 CFG(6) Reserved F18
RSVD_41 RSVD_35
AB20
RSVD_42 RSVD_36
CFG(19) DMI Lane Normal DMI Lane Reversal
A P3.3V A
R148 10K
SAMSUNG
MCH3_EXTTS0#
ELECTRONICS
R151 10K R153 0
MCH3_EXTTS1# MCH3_EXTTS1# CHP3_DPRSLPVR
R134 10K nostuff
MCH3_CLKREQ#

8-14
4 3 2 1
SRP Sheet Number: 14 of 56
8-15
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY. P1.05V
CALISTOGA
U505-4 (945GSE) P1.8V_AUX P1.8V_AUX
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. 270uF * 2ea 945GSE
T26
VCC_1 VCCSM_1
AB33 C628 1000nF-X5R
6.3V EC3 C171 C172
R26 AM32 C170 1000nF-X5R
6.3V 220uF C131
C81 C65 U7 C149 C148 P26
VCC_2 VCCSM_2
AN29 1000nF-X7R
4700nF 4700nF
2.5V
10000nF 10000nF 100nF 100nF 100nF N26
VCC_3 VCCSM_3
AM29 AD 6.3V
6.3V 6.3V
6.3V 6.3V 10V 10V 10V VCC_4 VCCSM_4
M26 AL29
VCC_5 VCCSM_5
V19 AK29
D U19
VCC_6 VCCSM_6
AJ29
D
VCC_7 VCCSM_7
T19 AH29
VCC_8 VCCSM_8
W18 AG29
VCC_9 VCCSM_9
V18 AF29
VCC_10 VCCSM_10
T18 AE29
VCC_11 VCCSM_11
R18 AN24
VCC_12 VCCSM_12
W17 AM24
VCC_13 VCCSM_13
U17 AL24
R17
W16
VCC_14
VCC_15 4/5 VCCSM_14
VCCSM_15
AK24
AJ24
g
VCC_16 VCCSM_16
V16 Y10 Y9 AH24
VCC_17 NC_1 NC_37 VCCSM_17
T16 W33 J19 AG24
VCC_18 NC_2 NC_38 VCCSM_18 P3.3V
R16 AM33 H19 AF24
VCC_19 NC_3 NC_39 VCCSM_19
V15 AL33 G19 AE24
VCC_20 NC_4 NC_40 VCCSM_20
U15 C33 F19 AN18 C150 1000nF-X5R
un al
VCC_21 NC_5 NC_41 VCCSM_21
T15 B33 E19 AN16 6.3V
P1.05V VCC_22
AN32
NC_6 NC_42
D19
VCCSM_22
AM16
C168 C623
C144 470nF A14 A32
NC_7 NC_43
C19
VCCSM_23
AL16 100nF 10000nF
VTT_1 NC_8 NC_44 VCCSM_24 10V 6.3V
16V D10 W10 B19 AK16
VTT_2 NC_9 NC_45 VCCSM_25
P9 AN31 A19 AJ16
EC504 C557 C123 C147 L9
VTT_3
W28
NC_10 NC_46
Y8
VCCSM_26
AN13
220uF 10000nF 100nF 100nF D9
VTT_4
V27
NC_11 NC_47
K18
VCCSM_27
AM13
2.5V AD 6.3V 10V 10V VTT_5 NC_12 NC_48 VCCSM_28
P8 W25 G16 AL13
VTT_6 NC_13 NC_49 VCCSM_29 P1.5V
L8 V24 F16 AK13
ms nti
VTT_7 NC_14 NC_50 VCCSM_30
D8 U24 E16 AJ13
VTT_8 NC_15 NC_51 VCCSM_31
P7 W29 D16 AH13
VTT_9 NC_16 NC_52 VCCSM_32
L7 V10 C16 AG13
D7
VTT_10
J24
NC_17 NC_53
B16
VCCSM_33
AF13
C165 C161
C C82 470nF A7
VTT_11
H24
NC_18 NC_54
AN2
VCCSM_34
AE13
100nF 10000nF C
VTT_12 NC_19 NC_55 VCCSM_35 10V 6.3V
16V P6 W32 A16 AN10
VTT_13 NC_20 NC_56 VCCSM_36
L6 G24 Y7 AM10
VTT_14 NC_21 NC_57 VCCSM_37
G6 F24 AM4 AL10
VTT_15 NC_22 NC_58 VCCSM_38
D6 E24 AF4 AK10
VTT_16 NC_23 NC_59 VCCSM_39
U5 D24 AD4 AJ10
VTT_17 NC_24 NC_60 VCCSM_40 P2.5V
P5 K33 AL4 AH10
VTT_18 NC_25 NC_61 VCCSM_41
Sa de
L5 U10 AK4 AG10
VTT_19 NC_26 NC_62 VCCSM_42
G5 A31 W31 AF10
VTT_20 NC_27 NC_63 VCCSM_43
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

D5 E21 AJ4 AE10


VTT_21 NC_28 NC_64 VCCSM_44
Y4 C23 AH4 AN7
U4
VTT_22
AN19
NC_29 NC_65
AG4
VCCSM_45
AM7
C167 C166
P1.5V P1.5V P4
VTT_23
AM19
NC_30 NC_66
AE4
VCCSM_46
AL7
10nF 100nF
VTT_24 NC_31 NC_67 VCCSM_47 25V 10V
8. Block Diagram and Schematic

L4 AL19 AM1 AK7


VTT_25 NC_32 NC_68 VCCSM_48
nfi
G4 AK19 W30 AJ7
VTT_26 NC_33 NC_69 VCCSM_49
D4 AJ19 Y6 AH7 6.3V
MMZ1608S121AT MMZ1608S121AT VTT_27 NC_34 NC_70 VCCSM_50
B7 B504 Y3
VTT_28
AH19
NC_35 NC_71
AL1
VCCSM_51
AN4 C130 1000nF-X5R
U3 AN3 Y5 AH1 C129 1000nF-X5R P2.5V
VTT_29 NC_36 NC_72 VCCSM_52
P3 6.3V
VTT_30
L3 AN33 E26
C564 C563 C562 C559 C561 C560 G3
VTT_31
AA25
VSS_NCTF_1
AA16
VCCHV_1
D26
10000nF 10000nF 100nF 10000nF 10000nF 100nF D3
VTT_32
V25
VSS_NCTF_2 VSS_NCTF_11
AA15
VCCHV_2
C26
C164 C162
6.3V 6.3V 10V 6.3V 6.3V 10V
Y2
VTT_33
U25
VSS_NCTF_3 VSS_NCTF_12
AA14
VCCHV_3 100nF 4700nF
VTT_34 VSS_NCTF_4 VSS_NCTF_13 10V 6.3V
U2 AA22 AA13 C28
VTT_35 VSS_NCTF_5 VSS_NCTF_14 VCCDLVDS_1
P2 AA21 A4 B28
VTT_36 VSS_NCTF_6 VSS_NCTF_15 VCCDLVDS_2
L2 AA20 A3 A28
VTT_37 VSS_NCTF_7 VSS_NCTF_16 VCCDLVDS_3
Co
G2 AA19 B2 B31
VTT_38 VSS_NCTF_8 VSS_NCTF_17 VCCA_LVDS
D2 AA18 AN1 B32
P1.5V VTT_39 VSS_NCTF_9 VSS_NCTF_18 VSSA_LVDS
B C558 470nF AA1
VTT_40
AA17
VSS_NCTF_10 VSS_NCTF_19
C1 B
P1.5V P1.5V P1.5V 16V Y1 D29
VTT_41 VCCTX_LVDS_1
U1 0904-002420 C29
BLM18PG181SN1

VTT_42 VCCTX_LVDS_2
P1 B20
VTT_43 VCCA_TVDACA_1 P1.5V
L1 A20
B506 B510 G1
VTT_44 VCCA_TVDACA_2
B22
MMZ1608S121AT MMZ1608S121AT C125 470nF F1
VTT_45 VCCA_TVDACB_1
A22
VTT_46 VCCA_TVDACB_2
16V D22
VCCA_TVDACC_1
AE5 C22
B512
VCCD_HMPLL_1 VCCA_TVDACC_2
AD5
VCCD_HMPLL_2
AD2 F20
VCCA_HPLL VCCDTVDAC
AD1 F22
VCCA_MPLL VCCDQTVDAC
B26 D23
VCCA_DPLLA VCCA_TVBG
J32 E23
EC505 C163 V26
VCCA_DPLLB VSSA_TVBG
330uF 100nF EC509 C624 VCCA_3GPLL
2.5V AL 10V 330uF 100nF C629 C630 C24 U33
2.5V AL 10V 10000nF 100nF B24
VCCA_CRTDAC_1 VCC3G_1
T33
6.3V 10V VCCA_CRTDAC_2 VCC3G_2
B25 N33
VSSA_CRTDAC VCCA_3GBG P1.5V
J23 M33
VCC_SYNC VSSA_3GBG P2.5V
C625 C626 EC510
P1.05V P2.5V 220uF B511
C169 10000nF 10000nF
BLM18PG181SN1
2.5V
100nF 6.3V 6.3V
AD
B8 BLM18PG181SN1 10V
1 3 R143 10
1%
A BAT54 EC2 C143
C145
A
D7 47uF 100nF 22nF
C160 C142 6.3V AD 10V 50V
100nF
10V
10000nF
6.3V
SHORT1
SAMSUNG
INSTPAR ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 15 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CALISTOGA (945GSE)
P1.5V U505-5 P1.05V
D
945GSE D
AD33 T25
VCCAUX_1 VCC_NCTF_1
AD32 R25
C127 AD31
VCCAUX_2 VCC_NCTF_2
P25
100nF AD30
VCCAUX_3 VCC_NCTF_3
N25
10% VCCAUX_4 VCC_NCTF_4
10V AD29 AH33 G25 M25
VCCAUX_5 VSS_1 VSS_78 VCC_NCTF_5
AD28 Y33 A25 P24
VCCAUX_6 VSS_2 VSS_79 VCC_NCTF_6
AD27 V33 H23 N24
VCCAUX_7 VSS_3 VSS_80 VCC_NCTF_7
AC27 R33 F23 M24
VCCAUX_8 VSS_4 VSS_81 VCC_NCTF_8
AD26 G33 B23 Y22
VCCAUX_9 VSS_5 VSS_82 VCC_NCTF_9
AC26 AK32 AM22 W22
g
VCCAUX_10 VSS_6 VSS_83 VCC_NCTF_10
AB26 AG32 AJ22 V22
VCCAUX_11 VSS_7 VSS_84 VCC_NCTF_11
AE19 AE32 AF22 U22
VCCAUX_12 VSS_8 VSS_85 VCC_NCTF_12
AE18 AC32 G22 T22
VCCAUX_13 VSS_9 VSS_86 VCC_NCTF_13
AF17 AA32 E22 R22
VCCAUX_14 VSS_10 VSS_87 VCC_NCTF_14
5/5
AE17 U32 J21 P22
un al
VCCAUX_15 VSS_11 VSS_88 VCC_NCTF_15
AF16 H32 H21 N22
VCCAUX_16 VSS_12 VSS_89 VCC_NCTF_16
AE16 E32 F21 M22
VCCAUX_17 VSS_13 VSS_90 VCC_NCTF_17
AF15 C32 AM20 Y21
VCCAUX_18 VSS_14 VSS_91 VCC_NCTF_18
AE15 AM31 0904-002420 AK20 W21
VCCAUX_19 VSS_15 VSS_92 VCC_NCTF_19
J14 AJ31 AH20 V21
VCCAUX_20 VSS_16 VSS_93 VCC_NCTF_20
J10 AA31 AF20 U21
VCCAUX_21 VSS_17 VSS_94 VCC_NCTF_21
H10 U31 D20 T21
VCCAUX_22 VSS_18 VSS_95 VCC_NCTF_22
AE9 T31 W19 R21
VCCAUX_23 VSS_19 VSS_96 VCC_NCTF_23
AD9 R31 R19 P21
ms nti
VCCAUX_24 VSS_20 VSS_97 VCC_NCTF_24
U9 P31 AM18 N21
VCCAUX_25 VSS_21 VSS_98 VCC_NCTF_25
AD8 N31 AH18 M21
VCCAUX_26 VSS_22 VSS_99 VCC_NCTF_26
AD7 M31 AF18 Y20
P1.5V VCCAUX_27 VSS_23 VSS_100 VCC_NCTF_27
AD6 J31 U18 W20
C VCCAUX_28
F31
VSS_24 VSS_101
H18
VCC_NCTF_28
V20
C
VSS_25 VSS_102 VCC_NCTF_29
AD25 AL30 D18 U20
VCCAUX_NCTF_1 VSS_26 VSS_103 VCC_NCTF_30
AC25 AG30 AK17 T20
VCCAUX_NCTF_2 VSS_27 VSS_104 VCC_NCTF_31
AB25 AE30 V17 R20
VCCAUX_NCTF_3 VSS_28 VSS_105 VCC_NCTF_32
AD24 AC30 T17 P20
VCCAUX_NCTF_4 VSS_29 VSS_106 VCC_NCTF_33
AC24 AA30 F17 N20
VCCAUX_NCTF_5 VSS_30 VSS_107 VCC_NCTF_34
AD22 Y30 B17 M20
VCCAUX_NCTF_6 VSS_31 VSS_108 VCC_NCTF_35
Sa de
AD21 V30 AH16 Y19
VCCAUX_NCTF_7 VSS_32 VSS_109 VCC_NCTF_36
AD20 U30 U16 P19
VCCAUX_NCTF_8 VSS_33 VSS_110 VCC_NCTF_37
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

AD19 G30 J16 N19


VCCAUX_NCTF_9 VSS_34 VSS_111 VCC_NCTF_38
AD18 E30 AL15 M19
VCCAUX_NCTF_10 VSS_35 VSS_112 VCC_NCTF_39
AD17 B30 AG15 Y18
VCCAUX_NCTF_11 VSS_36 VSS_113 VCC_NCTF_40
AD16 AA29 W15 P18
VCCAUX_NCTF_12 VSS_37 VSS_114 VCC_NCTF_41
8. Block Diagram and Schematic

AD15 U29 R15 N18


VCCAUX_NCTF_13 VSS_38 VSS_115 VCC_NCTF_42
nfi
AD14 R29 F15 M18
VCCAUX_NCTF_14 VSS_39 VSS_116 VCC_NCTF_43
K14 P29 D15 Y17
VCCAUX_NCTF_15 VSS_40 VSS_117 VCC_NCTF_44
AD13 N29 AM14 P17
VCCAUX_NCTF_16 VSS_41 VSS_118 VCC_NCTF_45
Y13 M29 AH14 N17
VCCAUX_NCTF_17 VSS_42 VSS_119 VCC_NCTF_46
W13 H29 AE14 M17
VCCAUX_NCTF_18 VSS_43 VSS_120 VCC_NCTF_47
V13 E29 H14 Y16
VCCAUX_NCTF_19 VSS_44 VSS_121 VCC_NCTF_48
U13 B29 B14 P16
VCCAUX_NCTF_20 VSS_45 VSS_122 VCC_NCTF_49
T13 AK28 F13 N16
VCCAUX_NCTF_21 VSS_46 VSS_123 VCC_NCTF_50
R13 AH28 D13 M16
VCCAUX_NCTF_22 VSS_47 VSS_124 VCC_NCTF_51
P13 AE28 AL12 Y15
VCCAUX_NCTF_23 VSS_48 VSS_125 VCC_NCTF_52
N13 AA28 AG12 P15
VCCAUX_NCTF_24 VSS_49 VSS_126 VCC_NCTF_53
M13 U28 H12 N15
VCCAUX_NCTF_25 VSS_50 VSS_127 VCC_NCTF_54
Co
AD12 T28 B12 M15
VCCAUX_NCTF_26 VSS_51 VSS_128 VCC_NCTF_55
Y12 J28 AN11 Y14
VCCAUX_NCTF_27 VSS_52 VSS_129 VCC_NCTF_56
B W12
VCCAUX_NCTF_28
D28
VSS_53 VSS_130
AJ11
VCC_NCTF_57
W14 B
V12 AM27 AE11 V14
VCCAUX_NCTF_29 VSS_54 VSS_131 VCC_NCTF_58
U12 AF27 AM9 U14
VCCAUX_NCTF_30 VSS_55 VSS_132 VCC_NCTF_59
T12 AB27 AJ9 T14
VCCAUX_NCTF_31 VSS_56 VSS_133 VCC_NCTF_60
R12 AA27 AB9 R14
VCCAUX_NCTF_32 VSS_57 VSS_134 VCC_NCTF_61
P12 Y27 W9 P14
VCCAUX_NCTF_33 VSS_58 VSS_135 VCC_NCTF_62
N12 U27 R9 N14
VCCAUX_NCTF_34 VSS_59 VSS_136 VCC_NCTF_63 P1.05V
M12 T27 M9 M14
VCCAUX_NCTF_35 VSS_60 VSS_137 VCC_NCTF_64
AD11 R27 J9
VCCAUX_NCTF_36 VSS_61 VSS_138
AD10 P27 F9 T10
VCCAUX_NCTF_37 VSS_62 VSS_139 VTT_NCTF_1
K10 N27 C9 R10
VCCAUX_NCTF_38 VSS_63 VSS_140 VTT_NCTF_2
M27 A9 P10
VSS_64 VSS_141 VTT_NCTF_3
G27 AL8 N10
VSS_65 VSS_142 VTT_NCTF_4
AE6 E27 AG8 L10
VSS_155 VSS_66 VSS_143 VTT_NCTF_5
AB6 C27 AE8 D1
VSS_156 VSS_67 VSS_144 VTT_NCTF_6
W6 B27 U8
VSS_157 VSS_68 VSS_145
T6 AL26 AA7 AD3
VSS_158 VSS_69 VSS_146 VSS_172
M6 AH26 V7 W3
VSS_159 VSS_70 VSS_147 VSS_173
K6 W26 R7 T3
VSS_160 VSS_71 VSS_148 VSS_174
AN5 U26 N7 B3
VSS_161 VSS_72 VSS_149 VSS_175
AJ5 AN25 H7 AK2
VSS_162 VSS_73 VSS_150 VSS_176
B5 AK25 E7 AH2
VSS_163 VSS_74 VSS_151 VSS_177
AA4 AG25 B7 AF2
VSS_164 VSS_75 VSS_152 VSS_178
V4 AE25 AL6 AB2
VSS_165 VSS_76 VSS_153 VSS_179
R4 J25 AG6 M2
VSS_166 VSS_77 VSS_154 VSS_180
N4 K2
VSS_167 VSS_181
K4 H2
VSS_168 VSS_182
H4 F2
A E4
VSS_169 VSS_183
V1
A
VSS_170 VSS_184
AL3 R1
VSS_171 VSS_185
SAMSUNG
ELECTRONICS

8-16
4 3 2 1
SRP Sheet Number: 16 of 56
8-17
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D ICH7-M B0 Stepping : QK65 D
PRTC_BAT
Internal VR Strap
Enable Pull up
(VccSus1_05 : NC)
R619 R617
Disable Pull down 680K 1M
1% 5%
LPC3_LAD(3:0)
g
AB1 AA6 0
RTXC1 LAD0
AB2 AB5 1
RTCX2 LAD1
AC4 2
LAD2
R590 10M
CHP3_RTCRST# AA3
RTCRST* LAD3
Y6 3
un al
Y5 AC3
0.032768MHz INTRUDER* LDRQ0*
W4 AA5
INTVRMEN LDRQ1*_GPIO23
1 4
W1 AB3
Y1
EE_CS LFRAME* LPC3_LFRAME#
2 3 EE_SHCLK
C603 Y502 C580 Y2
EE_DOUT A20GATE
AE22
KBC3_A20G
0.007nF 0.007nF W3 AH28
EE_DIN A20M* CPU1_A20M# P1.05V
V3 AG27 R163 0
ms nti
LAN_CLK CPUSLP* CPU1_SLP#
U3 AF24 nostuff R165
LAN_RSTSYNC TP1_DPRSTP*
AH25 CPU1_DPRSTP# 56.2
U5
TP2_DPSLP* CPU1_DPSLP# 1%
C V4
LAN_RXD0
AG26 R164 0
C
T5
LAN_RXD1 FERR* 7-B3
CPU1_FERR#
LAN_RXD2 49-C3
AG24
U7
GPIO49_CPUPWRGD CPU1_PWRGDCPU
LAN_TXD0
V6 AG22
V7
LAN_TXD1 IGNNE*
AG21
CPU1_IGNNE#
LAN_TXD2 INIT3_3V*
ICH1-1 INIT*
AF22
CPU1_INIT#
Sa de
x1 / x2 Docking R622 33 5% U1 AF25
P3.3V HDA3_AUD_BCLK ACZ_BIT_CLK INTR CPU1_INTR
ACZ_SYNC PORT X Line PU PD HDA3_AUD_SYNC
R646 33 5% R6
ACZ_SYNC 82801GBM
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

AG23
RCIN* KBC3_CPURST#
1 1x2 / 2x1 STUFF NO_STUFF HDA3_AUD_RST#
R647 33 5% R5
ACZ_RST* 1/5 P1.05V
AH24
NMI CPU1_NMI
0 4x1 NO_STUFF STUFF T2 AF23 R578 0
HDA3_AUD_SDI0 ACZ_SDIN0 SMI* CPU1_SMI#
R611
8. Block Diagram and Schematic

R582 T3
ACZ_SDIN1
nfi
10K T1 AH22 56.2
ACZ_SDIN2 STPCLK* CPU1_STPCLK# 1%
R620 33 5% T4 AF26 R577 27.4
HDA3_AUD_SDO ACZ_SDOUT THERMTRIP* 1% CPU1_THRMTRIP#
AF18
CHP3_SATALED# SATALED*
AB15
DD0
SAT1_HDD_RXN C180 10nF 25V AF3
SATA0RXN DD1
AE14
C179 10nF 25V AE3 AG13
SAT1_HDD_RXP C181 10nF 25V AG2
SATA0RXP DD2
AF13 *Layout Note
SAT1_HDD_TXN SATA0TXN DD3
C182 10nF 25V AH2 AD14 27.4ohm resistor needs
SAT1_HDD_TXP SATA0TXP DD4
AC13 to placed within 2" of ICH7-M
DD5
AF7 AD12
SATA2RXN DD6 56.2ohm must be placed
AE7 AC12
Co
SATA2RXP DD7 to placed within 2" of 27.4ohm w/o stub
AG6 AE12
SATA2TXN DD8
B AH6
SATA2TXP DD9
AF12 B
AB13
DD10
AF1 AC14
CLK1_SATA# AE1
SATA_CLKN DD11
AF14
CLK1_SATA SATA_CLKP DD12
AH13
DD13
AH10 AH14
P3.3V SATARBIASN DD14
AG10 AC15
SATARBIASP DD15
AF15 AH17
DIOR* DA0
AH15 AE17
DIOW* DA1
AF16 AF17
DDACK* DA2
R585 8.2K AH16
IDEIRQ
P3.3V_MICOM PRTC_BAT R584 4.7K AG16 AE16
IORDY DCS1*
AE15 AD16
DDREQ DCS3*
C259 R589 0904-002053
1000nF 24.9

1
1%
D13

3
3711-000541 BAT54C
R255
20K Place near to the ICH7

2
MNT2
4 1%
MNT1
3
2 CHP3_RTCRST#
1 R252 1K
1%
A HDR-2P-SMD C258 A
J3 1000nF-X5R R575 CMOS
25V 1M
RESET
RTC Battery nostuff SAMSUNG
PLACE TO BOTTOM
BA39-00534A ARROUND MEMORY DOOR ELECTRONICS
BA39-00598A (New)

N120
4 3 2 1
SRP Sheet Number: 17 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY P3.3V
THIS DOCUMENT CONTAINS CONFIDENTIAL P3.3V AC caps : PCIE need to be within 250mils of the driver
PROPRIETARY INFORMATION THAT IS Resistor for Test : Place Stuffing Option to minimize stubs
SAMSUNG ELECTRONICS CO’S PROPERTY.
ICH7-M
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. R684 R616 8.2K AF19 F26
GPIO21_SATA0GP PERN1 PEX1_MINIRXN1
10K R586 8.2K AH18
GPIO19_SATA1GP PERP1
F25
PEX1_MINIRXP1
P3.3V_AUX R588 8.2K AH19 WIRELESS LAN PETN1 E28 C262 100nF 10V
R587 8.2K AE19
GPIO36_SATA2GP
E27 C263 100nF 10V
PEX1_MINITXN1
P3.3V_AUX GPIO37_SATA3GP PETP1 PEX1_MINITXP1
E18 D7 C22 H26
C18
AD0 REQ0*
E7
PCI3_REQ0# SMB3_CLK B22
SMBCLK PERN2
H25
PEX1_MINRXN2
D A16
AD1 GNT0*
C16
SMB3_DATA A26
SMBDATA
HSDPA
PERP2
G28 C261 100nF 10V
PEX1_MINRXP2 D
AD2 REQ1* PCI3_REQ1# SMB3_LINKALERT# LINKALERT* PETN2 PEX1_MINTXN2
F18
AD3 GNT1*
D16
CHP3_SMLINK0 B25
SMLINK0 PETP2
G27 C260 100nF 10V
PEX1_MINTXP2
E16 C17 A25
A18
AD4 REQ2*
D17 PCI3_REQ2# CHP3_SMLINK1 SMLINK1
K26
AD5 GNT2* R287 PERN3 PEX1_LAN_RXN3
E17 E13 10K R280 10K 5% A28 K25
A17
AD6 REQ3*
F13 PCI3_REQ3# RI* GIGABIT LAN PERP3 J28 C665 100nF 10V
PEX1_LAN_RXP3
AD7 GNT3* PCI3_GNT3# PETN3 PEX1_LAN_TXN3
A15
AD8 GPIO22_REQ4*
A13
CHP3_BIOSWP# AUD3_SPKR A19
SPKR PETP3
J27 C666 100nF 10V
PEX1_LAN_TXP3
C14 A14 A27
E14
AD9 GPIO48_GNT4*
C8
CHP3_SUSSTAT# A22
SUS_STAT*
M26
D14
AD10 GPIO1_REQ5*
D8
ITP3_DBRRESET# SYS_RST* PERN4
M25
AD11 SPI BOOT GPIO17_GNT5* PERP4
g
B12 R613 0 AB18 L28
AD12 MCH3_BMBUSY# GPIO0_BM_BUSY* PETN4
C13
AD13 C_BE0*
B15 R685 PETP4
L27
G15
G13
AD14 ICH1-2 C_BE1*
C12
D12
1K
5%
SMB3_ALERT#
B23
SMBALERT*_GPIO11 ICH1-3 P26
AD15 C_BE2* PERN5
E12
82801GBM C15 R141 0 AC20 82801GBM P25
un al
AD16 C_BE3* CHP3_PCISTP# GPIO18_STPPCI* PERP5
C11 R139 0 AF21 N28
D11
AD17
AD18 2/5 IRDY*
A7
PCI3_IRDY#
CHP3_CPUSTP# GPIO20_STPCPU* 3/5 PETN5
PETP5
N27
A11 E10 A21
AD19 PAR GPIO26
A10 B18 T25
AD20 PCIRST* P3.3V_AUX PERN6
F11 0904-002053 A12 B21 0904-002053 T24
F10
AD21 DEVSEL*
C9
PCI3_DEVSEL# E23
GPIO27 PERP6
R28
E9
AD22 PERR*
E11
PCI3_PERR# GPIO28 PETN6
R27
D9
AD23 PLOCK*
B10
PCI3_PLOCK# AG18
PETP6
B9
AD24 SERR*
F15
PCI3_SERR# PCI3_CLKRUN# GPIO32_CLKRUN*
V26
R642
ms nti
A8
AD25 STOP*
F14 PCI3_STOP# AC19
DMI0RXN
V25 DMI1_RXN0
AD26 TRDY* PCI3_TRDY# 1K GPIO33_AZ_DOCK_EN* DMI0RXP DMI1_RXP0
A6 F16 U2 U28
C7
AD27 FRAME* PCI3_FRAME# GPIO34_AZ_DOCK_RST* DMI0TXN
U27 DMI1_TXN0
B6
AD28
C26 F20
DMI0TXP DMI1_TXP0
C E6
AD29 PLTRST*
A9
PLT3_RST_ORG# AH21
WAKE*
Y26
C
D6
AD30 PCICLK
B19 CLK3_PCLKICH CHP3_SERIRQ R581 0 AF20
SERIRQ DMI1RXN
Y25 DMI1_RXN1
AD31 PME*
F21
THM3_ALERT# THRM* DMI1RXP
W28
DMI1_RXP1
A3
TP3
AD22
DMI1TXN
W27 DMI1_TXN1
PCI3_INTA# B4
PIRQA* VRM3_CPU_PWRGD VRMPWRGD DMI1TXP DMI1_TXP1
PCI3_INTB# C5
PIRQB*
G8 AB26
PCI3_INTC# B5
PIRQC* GPIO2_PIRQE*
F7
PCI3_INTE# AC1
DMI2RXN
AB25
PCI3_INTD# PIRQD* GPIO3_PIRQF* PCI3_INTF# CLK3_ICH14 CLK14 DMI2RXP
Sa de
F8 B2 AA28
AE5
GPIO4_PIRQG*
G7 PCI3_INTG# CLK3_USB48 CLK48 DMI2TXN
AA27
SATA1RXN GPIO5_PIRQH* FFS3_INT DMI2TXP
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

AD5
SATA1RXP
R711 0 C20
SUSCLK
AG4 AD25
SATA1TXN DMI3RXN
AH4 B24 AD24
AD9
SATA1TXP CHP3_SLPS3# D23
SLP_S3* DMI3RXP
AC28
SATA3RXN Internallly ANDed with the PWROK input CHP3_SLPS4# SLP_S4* DMI3TXN
8. Block Diagram and Schematic

AE9 F22 AC27


SATA3RXP CHP3_SLPS5# SLP_S5* DMI3TXP
nfi
AG8 AH20
AH8
SATA3TXN MCH_SYNC* MCH3_ICHSYNC# R623 0 AA4 AE28
SATA3TXP KBC3_PWRGD PWROK DMI_CLKN CLK1_PCIEICH#
R624 10K AE27
AC22
DMI_CLKP CLK1_PCIEICH
CHP3_DPRSLPVR GPIO16_DPRSLPVR
C25 P1.5V_PCIE
P3.3V_AUX DMI_ZCOMP
R288 10K C21
TP0_BATLOW* DMI_IRCOMP
D25 R675 24.9
ICH7 BOOT BIOS SELECT R283 1K C23 D3
1%
KBC3_PWRBTN# PWRBTN* OC0*
C4 P3.3V_AUX
SPI PCI LPC OC1*
R681 0 nostuff C19 D5
PLT3_RST# LAN_RST* OC2*
GNT5* 0 1 1 R682 0
OC3*
D4 R686 1K 5%
Y4 E5
P3.3V_AUX GNT4* 1 0 1 KBC3_RSMRST# RSMRST* OC4*
R618 100K 1% C3 R687 1K
Co
5%
GPIO29_OC5*
AC21 A2
Default : LPC Boot P3.3V P3.3V_AUX GPIO6 GPIO30_OC6*
B nostuff
KBC3_RUNSCI#
AC18
GPIO7 GPIO31_OC7*
B3 B
nostuff U14 (0 : Pull Down / 1 : Default) E21
1
5 7SZ08 KBC3_EXTSMI# E20
GPIO8
F1
PLT3_RST_ORG# + GPIO9 USBP0N USB3_P0-
4 A20 F2
2
PLT3_RST# F19
GPIO10 USB PORT USBP0P G4
USB3_P0+
- GPIO12 USBP1N USB3_MMC-
3 R223
100K
Memory Size Setting R612
10K
KBC3_WAKESCI#
E19
R4
GPIO13 3-in-1 USBP1P G3
H1
USB3_MMC+
GPIO14 USBP2N USB3_MINIPCIE1-
1% 1% R680 10K E22 MINI-CARD(Wireless) USBP2P H2
GPIO39 R3
GPIO15
J4 USB3_MINIPCIE1+
GPIO24 USBP3N USB3_BLUETOOTH-
256MB 0 (R108) R679 1K D20
GPIO25 BIOS RESET
BLUETOOTH USBP3P J3
5%
AD21 K1 USB3_BLUETOOTH+
CHP3_SATACLKREQ# GPIO35_SATACLKREQ* USBP4N USB3_P4-
R222 0 512MB 1 (R107) nostuff AD20
GPIO38 USB PORT USBP4P K2
USB3_P4+
AE20 L4
CHP3_USBPWRON# GPIO39 USBP5N
L5
USB3_P5-
USB PORT USBP5P USB3_P5+
R2 M1
SPI3_CLK P6
SPI_CLK
HSDPA USBP6N M2 USB3_MINIPCIE2-
P3.3V SPI3_CS0# P1
SPI_CS* USBP6P
N4
USB3_MINIPCIE2+
P3.3V SPI_ARB CAMERA USBP7N N3
USB3_CAMERA-
USBP7P USB3_CAMERA+
P2 D2
SPI3_MISO P5
SPI_MISO USBRBIAS*
D1 USB CONFIG.
SPI3_MOSI SPI_MOSI USBRBIAS
R277 R253 USB 0 : PORT#1
2.2K 2.2K R688 USB 1 : 3-IN-1
22.6 USB 2 : WIRELESS LAN

G
1
1% USB 3 : BLUETOOTH
USB 4 : PORT#2
SMB3_CLK SMB3_CLK_S USB 5 : PORT#3

S
P3.3V USB 6 : HSDPA

2
3
USB 7 : CAMERA
A Q29 A

G
1
RHU002N06
SMB3_DATA SMB3_DATA_S
SAMSUNG

S
R142 10K

2
CHP3_PCISTP#

3
Q30 ELECTRONICS
RHU002N06 R140 10K
CHP3_CPUSTP#
nostuff

8-18
4 3 2 1
SRP Sheet Number: 18 of 56
8-19
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. AD17 L11
V5REF_1 VCC1_05_1 P1.05V
G10 L12
V5REF_2 VCC1_05_2
F6 L14
ICH7-M
V5REF_SUS VCC1_05_3
L16
VCC1_05_4
AA22 L17
VCC1_5_B_1 VCC1_05_5
AA23 L18 EC514
P5.0V_AUX P3.3V_AUX P5.0V P3.3V VCC1_5_B_2 VCC1_05_6 C672
D AB22
VCC1_5_B_3 VCC1_05_7
M11 C670 C671 1000nF 330uF D
AB23 M18 100nF 100nF 6.3V 2.5V
VCC1_5_B_4 VCC1_05_8 AL
AC23 P11 10V 10V
1 1 VCC1_5_B_5 VCC1_05_9
R705 D512 R644 D511 AC24 P18
AC25
VCC1_5_B_6 VCC1_05_10
T11 within 100 mils
10 BAT54 100 BAT54 VCC1_5_B_7 VCC1_05_11 nearby Pin M18, U18
1% 3 1% 3 AC26 T18
VCC1_5_B_8 VCC1_05_12
AD26 U11
VCC1_5_B_9 VCC1_05_13
AD27 U18
VCC1_5_B_10 VCC1_05_14
AD28 V11
VCC1_5_B_11 VCC1_05_15
nearby F6 C719 nearby G10 C673 D26
VCC1_5_B_12 VCC1_05_16
V12
100nF 100nF D27 V14
VCC1_5_B_13 VCC1_05_17
g
10V 10V D28 V16
VCC1_5_B_14 VCC1_05_18 P3.3V
E24 V17
VCC1_5_B_15 VCC1_05_19
E25
E26
VCC1_5_B_16 ICH1-4 VCC1_05_20
V18
VCC1_5_B_17
F23 82801GBM V1 C652 within 100 mils
un al
VCC1_5_B_18 VCCSUS3_3_VCCLAN3_3_1
F24
VCC1_5_B_19 VCCSUS3_3_VCCLAN3_3_2
V5 100nF nearby Pin V5
P1.5V P1.5V_PCIE
G22
VCC1_5_B_20 4/5 VCCSUS3_3_VCCLAN3_3_3
W2 10V
P3.3V_AUX P3.3V
G23 W7
VCC1_5_B_21 VCCSUS3_3_VCCLAN3_3_4
B514 H22
VCC1_5_B_22 0904-002053
BLM18PG181SN1 H23 R7
VCC1_5_B_23 VCCSUS3_3_VCCSUSHDA
J22 U6
VCC1_5_B_24 VCC3_3_VCCHDA
J23
VCC1_5_B_25 P1.05V
EC9 K22
VCC1_5_B_26 V_CPU_IO_1
AE23 C675 C649
220uF C668 C640 C669 K23 AE26 100nF 100nF
ms nti
VCC1_5_B_27 V_CPU_IO_2
2.5V 100nF 100nF 100nF L22 AH26 10V 10V
AD VCC1_5_B_28 V_CPU_IO_3
10V 10V 10V L23
VCC1_5_B_29
M22
VCC1_5_B_30 VCC3_3_3
AB12 C642 C641 C597
within 100mils M23 AB20 100nF 100nF 4700nF-X5R
C N22
VCC1_5_B_31 VCC3_3_4
AC16 10V 10V 10V
C
nearby D28, T28, AD28 N23
VCC1_5_B_32 VCC3_3_5
AD13
P22
VCC1_5_B_33 VCC3_3_6
AD18
within 100 mils
P23
VCC1_5_B_34 VCC3_3_7
AG12 nearby Pin AE23, AH26 P3.3V
VCC1_5_B_35 VCC3_3_8
R22 AG15
VCC1_5_B_36 VCC3_3_9
R23 AG19
VCC1_5_B_37 VCC3_3_10
R24 AH11
VCC1_5_B_38 VCC3_3_11
Sa de
R25
VCC1_5_B_39 VCC3_3_12
B13 C717 C599 C718 C645 C643
R26 B16 100nF 100nF 100nF 100nF 100nF
VCC1_5_B_40 VCC3_3_13
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

T22 B27 10V 10V 10V 10V 10V


VCC1_5_B_41 VCC3_3_14
T23 B7
VCC1_5_B_42 VCC3_3_15
T26
VCC1_5_B_43 VCC3_3_16
C10 Distribute in PCI section
T27 D15
P3.3V VCC1_5_B_44 VCC3_3_17
8. Block Diagram and Schematic

T28 F9
VCC1_5_B_45 VCC3_3_18
nfi
U22 G11
VCC1_5_B_46 VCC3_3_19
U23 G12
VCC1_5_B_47 VCC3_3_20 PRTC_BAT
V22 G16
VCC1_5_B_48 VCC3_3_21
C720 V23
within 100 mils W22
VCC1_5_B_49
W5
B507 100nF
VCC1_5_B_50 VCCRTC
BLM18PG181SN1 10V W23
VCC1_5_B_51
Y22
VCC1_5_B_52 VCCSUS3_3_1
A24 C646 C648
Y23 C24 100nF 100nF
P1.5V VCC1_5_B_53 VCCSUS3_3_2
L505 D19 10V 10V
within 100 mils A5
VCCSUS3_3_3
D22
1uH nearby AG28 VCC3_3_1 VCCSUS3_3_4
R576 2.2 AG28
VCCDMIPLL VCCSUS3_3_5
E3
R574 2.2 G19 P3.3V_AUX
C596 VCCSUS3_3_6
C178 A1 K3
Co
10000nF-X5R
P1.5V VCC1_5_A_1 VCCSUS3_3_7
10nF AB10 K4
6.3V VCC1_5_A_2 VCCSUS3_3_8
B 25V AB17
VCC1_5_A_3 VCCSUS3_3_9
K5 B
AB7
VCC1_5_A_4 VCCSUS3_3_10
K6 C715 C678 C674 C716 within 100 mils
AB8
VCC1_5_A_5 VCCSUS3_3_11
L1 100nF 100nF 100nF 100nF nearby Pin C24, G19, K5, M6
within 100 mils C651 AB9
VCC1_5_A_6 VCCSUS3_3_12
L2 10V 10V 10V 10V
100nF AC10 L3
VCC1_5_A_7 VCCSUS3_3_13
10V AC17 L6
VCC1_5_A_8 VCCSUS3_3_14
AC6 L7
P3.3V VCC1_5_A_9 VCCSUS3_3_15
M6
VCCSUS3_3_16
AD2 M7
VCCSATAPLL VCCSUS3_3_17 P1.5V
AA7 N7
VCC3_3_2 VCCSUS3_3_18
within 100 mils C647 AC7
VCC1_5_A_10 VCC1_5_A_19
AF9
100nF P1.5V AC8 AG5
within 100 mils VCC1_5_A_11 VCC1_5_A_20
10V
nearby AC10 AD10
VCC1_5_A_12 VCC1_5_A_21
AG9 C601 C602 within 100 mils
AD6
VCC1_5_A_13 VCC1_5_A_22
AH5 100nF 100nFnearby Pin AG9, F17
AE10 AH9 10V 10V
VCC1_5_A_14 VCC1_5_A_23
C644 C650 AE6
VCC1_5_A_15 VCC1_5_A_24
F17
1000nF 100nF AF10 G17
VCC1_5_A_16 VCC1_5_A_25
25V 10V AF5
P3.3V_AUX VCC1_5_A_17
AF6 C28
VCC1_5_A_18 VCCSUS1_05_1
G20
VCCSUS1_05_2 P1.5V
P7 K7
VCCSUS3_3_19 VCCSUS1_05_3
within 100 mils C676 C1
VCCUSBPLL VCC1_5_A_26
H6
100nF P1.5V H7
VCC1_5_A_27
10V AA2
VCCSUS1_05_VCCLAN1_05_1 VCC1_5_A_28
J6 C677 within 100 mils
Y7
VCCSUS1_05_VCCLAN1_05_2 VCC1_5_A_29
J7 100nFnearby Pin J7
T7 10V
A C721
VCC1_5_A_30 A
within 100 mils
100nF
10V
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 19 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
ICH7-M
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

M12
M13
M14
M15
M16
M17
M24
H27
H28

K24
K27
K28
L13
L15
L24
L25
L26
J24
J25
J26
H3
H4
H5
J1
J2

J5
A23 M27

VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_1 VSS_124
A4 M28
D AA1
VSS_2 VSS_125
M3
D
VSS_3 VSS_126
AA24 M4
VSS_4 VSS_127
AA25 M5
VSS_5 VSS_128
AA26 N1
P3.3V_AUX VSS_6 VSS_129
AB11 N11
VSS_7 VSS_130
AB14 N12
VSS_8 VSS_131
AB16 N13
VSS_9 VSS_132
R281 10K AB19 N14
CHP3_SMLINK0 VSS_10 VSS_133
ICH7-M Options R282 10K
CHP3_SMLINK1 AB21
AB24
VSS_11 VSS_134
N15
N16
VSS_12 VSS_135
g
R284 10K AB27 N17
Function Default SMB3_ALERT# AB28
VSS_13 VSS_136
N18
VSS_14 VSS_137
AB4 N2
CHP3_SPKR No Reboot No Stuff VSS_15 VSS_138
AB6 N24
VSS_16 VSS_139
AC97_SDOUT Safe Mode TBD AC11 N25
ICH1-5
un al
VSS_17 VSS_140
AC2 N26
P3.3V VSS_18 VSS_141
AC5 N5
P3.3V_AUX AC9
VSS_19 82801GBM VSS_142
N6
VSS_20 VSS_143
AD1
AD11
VSS_21 5/5 VSS_144
P12
P13
VSS_22 VSS_145
R289 1K 1%
AUD3_SPKR R33 1K 1%
PEX3_WAKE# AD15
VSS_23 VSS_146
P14
R621 10K AD19 0904-002053 P15
HDA3_AUD_SDO AD23
VSS_24 VSS_147
P16
VSS_25 VSS_148
nostuff Wake on PCI-E, OD, Pull-up to ALWAYS power AD3 P17
ms nti
nostuff VSS_26 VSS_149
AD4 P24
VSS_27 VSS_150
AD7 P27
VSS_28 VSS_151
AD8 P28
VSS_29 VSS_152
AE11 P3
C AE13
VSS_30 VSS_153
P4
C
P3.3V VSS_31 VSS_154
AE18 R1
VSS_32 VSS_155
AE2 R11
VSS_33 VSS_156
AE21 R12
VSS_34 VSS_157
R676 10K
SMB3_LINKALERT# AE24
VSS_35 VSS_158
R13
AE25 R14
VSS_36 VSS_159
R583 10K
PCI3_CLKRUN# AE4
VSS_37 VSS_160
R15
Sa de
AE8 R16
VSS_38 VSS_161
R299 10K AF11 R17
PCI3_PERR# VSS_39 VSS_162
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

R297 10K AF2 R18


R296 10K PCI3_PLOCK# AF27
VSS_40 VSS_163
T12
PCI3_DEVSEL# VSS_41 VSS_164
R643 10K
PCI3_FRAME# AF28
VSS_42 VSS_165
T13
R292 10K AF4 T14
PCI3_STOP# VSS_43 VSS_166
R298
8. Block Diagram and Schematic

10K AF8 T15


PCI3_SERR# VSS_44 VSS_167
R302
nfi
10K AG1 T16
R293 10K PCI3_IRDY# AG11
VSS_45 VSS_168
T17
PCI3_TRDY# AG14
VSS_46 VSS_169
T6
VSS_47 VSS_170
AG17 U12
VSS_48 VSS_171
R307 10K
PCI3_INTA# AG20
VSS_49 VSS_172
U13
R306 10K AG25 U14
PCI3_INTB# VSS_50 VSS_173
R305 10K
PCI3_INTC# AG3
VSS_51 VSS_174
U15
R304 10K AG7 U16
PCI3_INTD# AH1
VSS_52 VSS_175
U17
VSS_53 VSS_176
AH12 U24
VSS_54 VSS_177
R300 10K AH23 U25
PCI3_INTE# VSS_55 VSS_178
R683 10K
PCI3_INTF# AH27
VSS_56 VSS_179
U26
R301 10K AH3 U4
Co
PCI3_INTG# VSS_57 VSS_180
R645 10K
FFS3_INT AH7
VSS_58 VSS_181
V13
B B1
VSS_59 VSS_182
V15 B
B11 V2
VSS_60 VSS_183
R303 10K B14 V24
R291 10K PCI3_REQ0# B17
VSS_61 VSS_184
V27
PCI3_REQ1# VSS_62 VSS_185
R290 10K
PCI3_REQ2# B20
VSS_63 VSS_186
V28
R294 10K B26 W24
PCI3_REQ3# B28
VSS_64 VSS_187
W25
VSS_65 VSS_188
B8 W26
VSS_66 VSS_189
C2 W6
VSS_67 VSS_190
R580 10K C27 Y24
CHP3_SERIRQ C6
VSS_68 VSS_191
Y27
VSS_69 VSS_192
D10 Y28
VSS_70 VSS_193

VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
D13 Y3
VSS_71 VSS_194
R183 10K
KBC3_CPURST#
R579 10K
KBC3_A20G

D18
D21
D24
E1
E15
E2
E4
E8
F12
F27
F28
F3
F4
F5
G1
G14
G18
G2
G21
G24
G25
G26
G5
G6
G9
H24
R295 1K
PCI3_GNT3#
nostuff
A A
SAMSUNG
ELECTRONICS

8-20
4 3 2 1
SRP Sheet Number: 20 of 56
8-21
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
ICH7-M
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.

M12
M13
M14
M15
M16
M17
M24
H27
H28

K24
K27
K28
L13
L15
L24
L25
L26
J24
J25
J26
H3
H4
H5
J1
J2

J5
A23 M27

VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_1 VSS_124
A4 M28
D AA1
VSS_2 VSS_125
M3
D
VSS_3 VSS_126
AA24 M4
VSS_4 VSS_127
AA25 M5
VSS_5 VSS_128
AA26 N1
P3.3V_AUX VSS_6 VSS_129
AB11 N11
VSS_7 VSS_130
AB14 N12
VSS_8 VSS_131
AB16 N13
VSS_9 VSS_132
R281 10K AB19 N14
CHP3_SMLINK0 VSS_10 VSS_133
ICH7-M Options R282 10K
CHP3_SMLINK1 AB21
AB24
VSS_11 VSS_134
N15
N16
VSS_12 VSS_135
g
R284 10K AB27 N17
Function Default SMB3_ALERT# AB28
VSS_13 VSS_136
N18
VSS_14 VSS_137
AB4 N2
CHP3_SPKR No Reboot No Stuff VSS_15 VSS_138
AB6 N24
VSS_16 VSS_139
AC97_SDOUT Safe Mode TBD AC11 N25
ICH1-5
un al
VSS_17 VSS_140
AC2 N26
P3.3V VSS_18 VSS_141
AC5 N5
P3.3V_AUX AC9
VSS_19 82801GBM VSS_142
N6
VSS_20 VSS_143
AD1
AD11
VSS_21 5/5 VSS_144
P12
P13
VSS_22 VSS_145
R289 1K 1%
AUD3_SPKR R33 1K 1%
PEX3_WAKE#
AD15
VSS_23 VSS_146
P14
R621 10K AD19 0904-002053 P15
HDA3_AUD_SDO AD23
VSS_24 VSS_147
P16
VSS_25 VSS_148
nostuff Wake on PCI-E, OD, Pull-up to ALWAYS power AD3 P17
ms nti
nostuff VSS_26 VSS_149
AD4 P24
VSS_27 VSS_150
AD7 P27
VSS_28 VSS_151
AD8 P28
VSS_29 VSS_152
AE11 P3
C AE13
VSS_30 VSS_153
P4
C
P3.3V VSS_31 VSS_154
AE18 R1
VSS_32 VSS_155
AE2 R11
VSS_33 VSS_156
AE21 R12
VSS_34 VSS_157
R676 10K
SMB3_LINKALERT# AE24
VSS_35 VSS_158
R13
AE25 R14
VSS_36 VSS_159
R583 10K
PCI3_CLKRUN#
AE4
VSS_37 VSS_160
R15
Sa de
AE8 R16
VSS_38 VSS_161
R299 10K AF11 R17
PCI3_PERR# VSS_39 VSS_162
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

R297 10K AF2 R18


R296 10K PCI3_PLOCK# AF27
VSS_40 VSS_163
T12
PCI3_DEVSEL# VSS_41 VSS_164
R643 10K
PCI3_FRAME# AF28
VSS_42 VSS_165
T13
R292 10K AF4 T14
PCI3_STOP# VSS_43 VSS_166
R298
8. Block Diagram and Schematic

10K AF8 T15


PCI3_SERR# VSS_44 VSS_167
R302
nfi
10K AG1 T16
R293 10K PCI3_IRDY# AG11
VSS_45 VSS_168
T17
PCI3_TRDY# AG14
VSS_46 VSS_169
T6
VSS_47 VSS_170
AG17 U12
VSS_48 VSS_171
R307 10K
PCI3_INTA# AG20
VSS_49 VSS_172
U13
R306 10K AG25 U14
PCI3_INTB# VSS_50 VSS_173
R305 10K
PCI3_INTC# AG3
VSS_51 VSS_174
U15
R304 10K AG7 U16
PCI3_INTD# AH1
VSS_52 VSS_175
U17
VSS_53 VSS_176
AH12 U24
VSS_54 VSS_177
R300 10K AH23 U25
PCI3_INTE# VSS_55 VSS_178
R683 10K
PCI3_INTF#
AH27
VSS_56 VSS_179
U26
R301 10K AH3 U4
Co
PCI3_INTG# VSS_57 VSS_180
R645 10K
FFS3_INT
AH7
VSS_58 VSS_181
V13
B B1
VSS_59 VSS_182
V15 B
B11 V2
VSS_60 VSS_183
R303 10K B14 V24
R291 10K PCI3_REQ0# B17
VSS_61 VSS_184
V27
PCI3_REQ1# VSS_62 VSS_185
R290 10K
PCI3_REQ2# B20
VSS_63 VSS_186
V28
R294 10K B26 W24
PCI3_REQ3# B28
VSS_64 VSS_187
W25
VSS_65 VSS_188
B8 W26
VSS_66 VSS_189
C2 W6
VSS_67 VSS_190
R580 10K C27 Y24
CHP3_SERIRQ C6
VSS_68 VSS_191
Y27
VSS_69 VSS_192
D10 Y28
VSS_70 VSS_193

VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
D13 Y3
VSS_71 VSS_194
R183 10K
KBC3_CPURST#
R579 10K
KBC3_A20G

D18
D21
D24
E1
E15
E2
E4
E8
F12
F27
F28
F3
F4
F5
G1
G14
G18
G2
G21
G24
G25
G26
G5
G6
G9
H24
R295 1K
PCI3_GNT3#
nostuff
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 20 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SHORT503 INSTPAR
P3.3V
SHORT504 INSTPAR
D D
Codec Pin9 Setting C190
C208 C207
AUDIO ALC272
10000nF-X5R
S/B with Low Voltage IO S/B without Low Voltage IO 10V
100nF 100nF G_AUD
10V 10V
Pin9 : 1.5V Pin9 : 3.3V
U12
ALC272-GR
g
1 36
9
DVDD LOUT1-R_PORT-D-R
35
AUD5_LINE_O_RIGHT
DVDD-IO LOUT1-L_PORT-D-L AUD5_LINE_O_LEFT
39
LOUT2-L_PORT-A-L
5 41
un al
HDA3_AUD_SDO 6
SDATA-OUT LOUT2-R_PORT-A-R
HDA3_AUD_BCLK BCLK
R195 22 5% HDA3_AUD_SDI0_R_MN 8 32
HDA3_AUD_SDI0 10
SDATA-IN HPOUT-R_PORT-I-R
33 AUD5_HP_O_RIGHT
HDA3_AUD_SYNC 11
SYNC HPOUT-L_PORT-I-L AUD5_HP_O_LEFT
HDA3_AUD_RST# RESET#
29 AUD5_CBP_MN C210 2200nF 10V R233 4.7K
CBP AUD5_MIC1_VREF_RIGHT
AUD3_BEEP C206 1000nF 6.3V AUD3_SPKR_C_MN 12
PC_BEEP CBN
30 AUD5_CBN_MN R234 4.7K
AUD5_MIC1_VREF_LEFT
31 C211

G_AUD
46 2200nF 10V
DMIC-CLK1_2 CPVEE
44
ms nti
DMIC-CLK3_4
2 22 AUD5_MIC1_RIGHT_C_MN C243 1000nF 6.3V
GPIO0_DMIC01_2 MIC1-R_PORT-B-R AUD5_MIC1_RIGHT
3 21 AUD5_MIC1_LEFT_C_MN C242 1000nF 6.3V
AUD3_GPIO1# GPIO1_DMIC-3_4 MIC1-L_PORT-B-L AUD5_MIC1_LEFT
47 28 AUD5_MIC1_VREF_MN Do not make a testpoint in these nets
C EAPD MIC1-VREFO C
45 17 AUD5_MIC2_RIGHT_C_MN C241 1000nF 6.3V
SPDIFO2 MIC2-R_PORT-F-R AUD5_MIC2_INT
48
SPDIFO1 MIC2-L_PORT-F-L
16 AUD5_MIC2_LEFT_C_MN C239 1000nF 6.3V
43 19
Do not make a testpoint in these nets
NC MIC2-VREFO AUD5_MIC2_VREF
AUD5_JDREF_R_MN 40 24
JDREF LINE1-R_PORT-C-R
Sa de
23
MIC_B R231 LINE1-L_PORT-C-L
20K 1% AUD5_SENS_MIC_R_MN 13 3
AUD5_SENS_MIC# SENSEA
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

1% 5.1K R196 AUD5_SENS_HP_R_MN 34 18 2 1


AUD5_SENS_HP# H/P_A SENSEB LINE1-VREFO AUD5_MIC1_VREF_LEFT AUD5_MIC1_VREF_RIGHT
BAT54A
4 15
DVSS_1 LINE2-R_PORT-E-R D8
7 14
P4.75V_AUD DVSS_2 LINE2-L_PORT-E-L
8. Block Diagram and Schematic

R166
nfi
20K 25 20
AVDD1 LINE2-VREFO
1% 38
AVDD2
37
C604 C656 26
MONO-OUT AUD5_LFE_O
AVSS1
100nF 100nF 42 27 AUD5_VREF_MN
10V 10V
AVSS2 VREF
1205-003526
SHORT3 INSTPAR C212 C657
10000nF-X5R 100nF
G_AUD Place these R-Short on just opposite side of the CODEC. 10V
SHORT2 INSTPAR 10V
Co
B B
G_AUD
P5.0V_AUD P4.75V_AUD
G_AUD
U510
MIC5252-4.75BM5
1 5
IN OUT
2
GND
3 4 AUD5_LDO_BYPASS_MN
P4.75V_AUD C698 C732 EN BYPASS C699 C245
100nF 100nF 10000nF-X5R
10000nF-X5R 1203-003344
10V 10V 10V
10V
INSTPAR
R625 SHORT7 C697
20K 1000nF-X5R
1% INSTPAR
6.3V
SHORT6
AUD3_BEEP
PC BEEP D 3
R627
C655 G_AUD G_AUD G_AUD G_AUD
4.7nF
Q15 1K 25V
R626 1K 1% G RHU002N06 1%
AUD3_SPKR
AUD3_SPKR_R_MN 1
S 2
A A
SAMSUNG
G_AUD G_AUD ELECTRONICS

8-22
4 3 2 1
SRP Sheet Number: 22 of 56
8-23
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
AUDIO AMP & SPEAKER
D D
R256 0
R228 0
G_AUD
g
P5.0V_AMP
un al
P5.0V_AUD P5.0V_AMP
C727 C240
C696 100nF 10000nF-X5R
100nF
10V 6.3V
10V
ms nti
Do not make testpoint in these nets
U509 SHORT506 INSTPAR
TPA6020A2RGWR
C C690 220nF 10V AUD5_SPKAMP_LP_C_MN R657 15K 1% AUD5_SPKAMP_LP_R_MN 12 7 G_AUD C
LIN+ LVDD SHORT507 INSTPAR
C691 220nF 10V AUD5_SPKAMP_LN_C_MN R658 15K 1% AUD5_SPKAMP_LN_R_MN 13 19
AUD5_LINE_O_LEFT LIN- RVDD
C694 220nF 10V AUD5_SPKAMP_RP_C_MN R659 15K 1% AUD5_SPKAMP_RP_R_MN 16 4
RIN+ LOUT+ SPK5_L_P
AUD5_LINE_O_RIGHT C695 220nF 10V AUD5_SPKAMP_RN_C_MN R660 15K 1% AUD5_SPKAMP_RN_R_MN 17 RIN- LOUT-
6
SPK5_L_M C730 C244
10000nF-X5R
C729 10000nF-X5R
C692 220nF 10V AUD5_SPKAMP_LBYPASS_MN 11 LBYPASS ROUT+
1
SPK5_R_P 10V
100nF
Sa de
10V
C693 220nF 10V 15 3 10V
RBYPASS ROUT- SPK5_R_M
AUD5_SPKAMP_RBYPASS_MN
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

2 9
5
GND1 L_SD#
14 AUD3_SHDN#
GND2 R_SD#
G_AUD 8 18
NC1 NC3
8. Block Diagram and Schematic

10 NC2 NC4
20
nfi
21
THERM
1201-002810 G_AUD G_AUD
G_AUD G_AUD G_AUD
P3.3V
Co
B B
R257
1K
INTERNAL STEREO SPEAKERS
1% B518 BLM18PG181SN1
B517 BLM18PG181SN1
R258 10K B516 BLM18PG181SN1 J519
AUD3_GPIO1# 1%
AUD3_SHDN# HDR-4P-SMD
B515 BLM18PG181SN1
D 3 SPK5_R_M 1
Q31 SPK5_R_P 2
R259 1K G RHU002N06 SPK5_L_M 3
KBC3_SPKMUTE 1%
SPK5_L_P 5
4
1 MNT1
S 2 6
FOR EMI, CHECK THEM TO BE REMOVED MNT2
3711-000922
G_AUD
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 23 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
INTERNAL MIC
g
It should be placed near the codec
un al
AUD5_MIC2_VREF
R232
2.2K
ms nti
Internal MIC
C 3711-000541
C
MNT2
B14 4
R260 330 MNT1
3
AUD5_MIC2_INT 2
BLM18PG181SN1 1
Sa de
HDR-2P-SMD
J520
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

C267
47nF C728
50V 0.1nF C731
50V 10nF
8. Block Diagram and Schematic

25V
nfi
G_AUD G_AUD G_AUD G_AUD
Co
B B
P5.0V P5.0V_AUD
SHORT8
INSTPAR
SHORT5
INSTPAR
C723 SHORT9
2200nF INSTPAR
10V
A A
SAMSUNG
ELECTRONICS

8-24
4 3 2 1
SRP Sheet Number: 24 of 56
8-25
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D
HEADPHON & MIC JACKS D
HEADPHONE
J508
JACK-PHONE-6P
G1
G2
G3
G4
g
1
R169 56.2 1% B11 BLM18PG181SN1 2
AUD5_HP_O_LEFT 6 L
R168 56.2 1% B10 BLM18PG181SN1 3
AUD5_HP_O_RIGHT

50V

50V
4 R
un al
AUD5_SENS_HP# 5

0.1nF

0.1nF
3722-002903

1nF
P3.3V

nostuff
R170 R167
20K 20K

C606

C605

C607
50V
P3.3V
ms nti
R591
10K 2
1% DTA114YUA G_AUD G_AUD
1% R628 3
C Q511 C
KBC3_SPKMUTE_Q_MN 1K 1 Q16
1 MMBT3904
3 2 Connect to Mount-hole.
D 3 1% R629 3
Q512 1K 1 Q17
R592 1K 1% G RHU002N06 MMBT3904
KBC3_SPKMUTE
1 HP depop circuit 2
Sa de
S 2
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

G_AUD
8. Block Diagram and Schematic

MIC JACK
nfi
J523
JACK-PHONE-6P
G1
G2
G3
G4
1
R172 330 B13 BLM18PG181SN1 2
AUD5_MIC1_LEFT 6 L
R171 330 B12 BLM18PG181SN1 3
Co
AUD5_MIC1_RIGHT 4 R
B B
5
AUD5_SENS_MIC#
3722-002903
FOR EMI
C654 10nF 25V
C609 C608 C611
C725 10nF 25V 1nF 0.1nF 0.1nF G_AUD
50V 50V 50V
C782 10nF 25V nostuff
C610 10nF 25V
C567 10nF 25V
G_AUD The traces led to Audio Jacks have the width over 10mil
Connect to Mount-hole
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 25 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
SUB-WOOFER
1nF
C238
50V
R229 47K
AUD5_LFE_O_CR_MN
g
P4.75V_AUD
un al
U15-1
LMV358M
C689 R656 2 8
AUD5_LFE_O - V
1
1000nF-X5R 33.2K OUT AUD5_LFE_O_M
6.3V 1% 3 G
+
4 C683 0.047nF
AUD5_LFE_O_P
50V
P4.75V_AUD R652 47K
C686
ms nti
1000nF-X5R P4.75V_AUD
6.3V
R194 AUD5_LFE_O_P_R_MN
C 10K AUD5_LFE_O_M_C1_MN U15-2 C
G_AUD 1% R653 47K 6 8
LMV358M P3.3V
- V 7
OUT
5 G
+
AUD5_LFEO_U_MN 4
C209
1000nF-X5R
R230 C236
10K C237 R694 C726
Sa de
6.3V 1% 100nF 1000nF-X5R 100nF
6.3V
10K
25V 25V
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

U512
5 7SZ08
AUD3_SHDN#_P3.3V_R_MN 1 +
8. Block Diagram and Schematic

G_AUD G_AUD G_AUD 4


AUD3_LFE_SHDN#
nfi
2
AUD3_SHDN# -
3
R695
1M
nostuff nostuff
nostuff
nostuff
P5.0V_AMP
Co
B R710 0 B
C265
C266 C264 10000nF-X5R
100nF 100nF
10V
25V 25V
U508
AUD5_LFE_O_P_C_MN AUD5_LFE_O_P_CR_MN TPA6020A2RGWR
C685 220nF R654
10V 39.2K 1% 12 7
AUD5_LFE_O_P LIN+ LVDD
C687 220nF R655
10V 39.2K 1% 13 19
AUD5_LFE_O_M LIN- RVDD
G_AUD
AUD5_LFE_O_M_C_MN AUD5_LFE_O_M_CR_MN 16 RIN+ 4 J516
17
LOUT+
6
SPK5_LFE_P HDR-2P-SMD
RIN- LOUT- SPK5_LFE_M
AUD5_LFE_O_LBYPASS_MN
SPK5_LFE_M R693 0 AUD5_LFE_M_R_MN
1
C684 220nF 10V 11 1 R692 0 AUD5_LFE_P_R_MN
C688 220nF 10V 15
LBYPASS ROUT+
3 SPK5_LFE_P 3
2
RBYPASS ROUT- MNT1
AUD5_LFE_O_RBYPASS_MN 4
MNT2
2 9
GND1
5 GND2
L_SD#
14
AUD3_LFE_SHDN#
R_SD# 3711-000541
8 18
NC1 NC3
10 20
NC2 NC4
THERM
21
G_AUD G_AUD 1201-002810
A G_AUD A
SAMSUNG
ELECTRONICS

8-26
4 3 2 1
SRP Sheet Number: 26 of 56
8-27
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
CARDBUS AU6336
g
un al
P3.3V_MCD distance between R5U880 and socket should be less than 2 inches
ms nti
P3.3V P3.3V_MCD P3.3V_MCD
40mil pattern
C At least 200mA C
C232
R718 C235 C233
C202 C205 C234 C653 100nF
1000nF-X5R
100nF
1000nF-X5R 1000nF-X5R 150K 6.3V
6.3V
100nF
6.3V
100nF 1% 10V 10V
10V 10V
Sa de
JMULTI1
EDGE-SD-11P
- This Document can not be used without Samsung's authorization -

U11
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

4
AU6336C52-MWF VDD
2 15 2
9
VD33P SD_V33 MCD3_SDCMD 5
CMD
VDDHM MCD3_SDCLK CLK
8. Block Diagram and Schematic

14 24
VDD33C SDDATA0 MCD3_SDDAT0
R226
nfi
17 49.9 1% 7
28
SDDATA1
19 MCD3_SDDAT1 MCD3_SDDAT0 R225 49.9 1% 8
DATA0
VDD SDDATA2 MCD3_SDDAT2 MCD3_SDDAT1 DATA1
8 21 R650 49.9 1% 9
VDDU SDDATA3
22 P3.3V_MCD MCD3_SDDAT3 MCD3_SDDAT2 R651 49.9 1% 1
DATA2
SDDATA4 MCD3_SDDAT3 CD_DATA3
USB3_MMC+ R190 0 3
DP SDDATA5
23
R189 0 4 12 10
USB3_MMC- DM SDDATA6 MCD3_SDCD# CD
C274 470nF 16V
SDDATA7
11 R649 MCD3_SDWP 11
WP
C203 C204 20
CLED 100K
nostuff 0.018nF 0.018nF 10 1% 3
nostuff TRIST VSS1
50V 50V 27 13 6
R227 0 25
RSTN SDCDN
18 MCD3_SDCD# VSS2
CLK3_FM48 EXTCLK SDWP
16
MCD3_SDWP 12
SDCMD MCD3_SDCMD MNT1
6 26 R192 33 13
Co
7
NC1 SDCLK MCD3_SDCLK 14
MNT2
NC2 MNT3
B REXT
1 15
MNT4
B
5
VS33P
1 2 29
GND 3709-001526
R191
12MHz C681 C682
nostuff Y1
0904-002453 330
0.022nF 0.022nF
nostuff
40 mil trace for medica card socket ground
nostuff C189 C187 50V 50V
nostuff
nostuff 0.018nF 0.018nF
50V 50V
TRIST
PD NORMAL MODE
SDSD# LOW POWER MODE
CLKSEL PLL BASE CLOCK SELECTION
NC, 1 EXTERNAL 48M
0 12M CRYSTAL
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 27 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
LCD INTERFACE
g
P3.3V
un al
5
1 +
LCD_VDD3.3V P3.3V VDC_LED P3.3V KBC3_BKLTON
R65 0 5%
2 4 LCD3_BKLTON
-
3 U5
R36 R37 7SZ08
BLM18PG181SN1

MCH3_LCD_BKLTEN 100K 100K


1% 1%
B503

C502 C18
C64
ms nti
1000nF 1000nF-X5R
100nF
6.3V 6.3V
10V
C43 C45 nostuff
C 1000nF-X5R 1000nF-X5R C
6.3V 6.3V
For EBL.
P5.0V_ALW P3.3V_AUX LCD_VDD3.3V
nostuff
nostuff Q501
SI2315BDS-T1
R505
Sa de
J505

3
200K

2
SOCK-30P-2R-SMD-MNT 1%

D
S
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

1
C504

G
1 2
C503
3 4 R507 330nF
100nF
LCD3_BRIT 5 6 51.1K 1% 10V
7 8
8. Block Diagram and Schematic

9 10
nfi
11 12 D 3
13 14 Q500
15 16 RHU002N06
R504 10K G
LCD1_ACLK 17 18 LCD1_ADATA2 MCH3_LCD_VDDEN 1%
LCD1_ACLK# 19 20 LCD1_ADATA2# 1
LCD1_ADATA1 21 22 LCD1_ADATA0
S 2
LCD1_ADATA1# 23 24 LCD1_ADATA0# R506
100K
25 26 LCD3_EDID_CLK 1%
27 28 LCD3_EDID_DATA
29 30
31
MNT1
32
MNT2 VDC P5.0V
Co
B 3710-002498 B
R67 R66
0 0 Q507 VDC_LED
SI2307BDS-T1-E3
nostuff

3
2

D
S
R544

1
C542 C538

G
150K 100nF 100nF
C539
1% 1000nF-X5R
P3.3V R540 25V 25V
25V
51.1K 1%
R543
43.2K
When Source is VDC : R53 43.2Kohm
1% When Source is P5.0V : R53 0ohm
D 3
Q508
R500 2.2K LCD3_EDID_CLK R545 10K G1% RHU002N06
LCD3_BKLTON
1
R502 2.2K S 2
LCD3_EDID_DATA
A A
SAMSUNG
ELECTRONICS

8-28
4 3 2 1
SRP Sheet Number: 28 of 56
8-29
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
CPU VRM POWER
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D VCCA P5.0V P3.3V D
VDC
R50
10
1%
C54 EC501
C53 3 C507
68uF
g
2 1 4700nF
1000nF 1nF
25V R548 25V 50V 25V
BAT54A 10K AL
D6 1%
nostuff
R18 Q503-2
un al
D1 5 6
10K R547 AP4232GM D2
1% C26 2K
1000nF 1% G CPU_CORE
25V
4 S
3 L504
1.8uH
R517 0.003
SIQ1045-1R8PF 1W 1%
EC502 EC1
Q503-1 D1 7 8 C80 470uF 470uF
ms nti
AP4232GM D2
R51 R52 100nF 2V 2V
G 25V AL AL
10 10 nostuff
2 S
1 1% 1%
C C
Slope=-5.9mV/A
VRM3_CPU_PWRGD nostuff
R49 0
KBC3_VRON
C55
R48 0
32
31
30
29
28
27
26
25

1nF
VCCP3_PWRGD 50V
TG
VRTT*

CLKEN*
BST

V5
DRN

PWRGD
BG
Sa de
C52 0.047nF
CPU1_VID(6:0) nostuff nostuff
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

50V nostuff
1 24
VID6 EN
2
VID5 RAMP
23 R47 20K
3 22 R546 499 1% 1% G_CPU
VID4 U2 DPRSL CHP3_DPRSLPVR
8. Block Diagram and Schematic

4 21
VID3 TTRIP
R45
nfi
5 20 100
VID2 SC454MLTRT CS+
6 19 1%
VID1 1203-004072 CS-
7 18
8
VID0 FB+
17 R44
ERROUT

CPU1_DPRSTP# DPRSTP* FB- 392


CLSET

AGND

1%
VCCA
VREF

R43 100
GND

DAC
HYS

SS
1%
R46 C51 C50
0.047nF 0.047nF CPU_CORE
33

9
10
11
12
13
14
15
16
100K 50V 50V
1%
G_CPU G_CPU R42
Co
10
VCCA G_CPU 1%
B R40 R41 0
CPU1_VCCSENSE
B
10K
1% R39 0
CPU1_VSSSENSE
C46 R38 nostuff
10 nostuff
0.47nF 1%
50V
C47
0.015nF
50V
G_CPU
R15 C23 R17
1nF INSTPAR
130K 13K
1% 50V
1% SHORT500
C49
R14 R16 C25 C48
C21 1nF
22nF
0.1nF 30.1K 5.11K 0.1nF 50V
50V 1% 1% 50V C24 50V
1000nF G_CPU
25V
G_CPU
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 29 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
Load Switch Control(P5.0V)
D D
LDO Power (P2.5V)
P5.0V_ALW P5.0V
Q528
D1 D2 D3 D4
1 2 5 6

AO6409L
P3.3V_AUX P2.5V
4

g
S

C740 U13
3
G

R703 100nF RT9179GB


100K 10V 1 5
R638 IN OUT
1% 10K 3
un al
KBC3_PWRON 1% EN
R704 2
GND ADJ
4 R205
150K
1203-005591 1%
10K C741
1% C222
2200nF
C224 C221 10000nF-X5R
D 3 10V 100nF
4700nF
6.3V
6.3V R206
R702 Q36 10V
20K
G RHU002N06 1%
KBC3_PWRON 40-A4
1
ms nti
10K
1% C739
S 2
10nF
R207
16V
C223 150K
1nF 1%
C nostuff nostuff 50V C
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

8. Block Diagram and Schematic

nfi
Load Switch Control(P3.3V) Load Switch Control(P5.0V_AUX)
P5.0V_ALW P5.0V_AUX
Co
B P3.3V_AUX P3.3V B
Q32

D1 D2 D3 D4
1 2 5 6
Q529
AO6409L

D1 D2 D3 D4
AO6409L

1 2 5 6
C273

4
100nF

S
R278

4
S
10V
100K

3
G
R242 C250 1%

3
G
100K 100nF R279
1% 10V
R243 10K C737
1% 10000nF-X5R
10K C269 D 3 6.3V
1% 2200nF
10V R699 Q527
D 3 G RHU002N06
R208 KBC3_SUSPWR
Q26 10K 1 40-A4
KBC3_PWRON
G RHU002N06 1% C735
S 2
1 40-C4
10K 10nF
1% S 2 16V
C251 nostuff
10nF
nostuff 25V
A A
SAMSUNG
ELECTRONICS

8-30
4 3 2 1
SRP Sheet Number: 30 of 56
8-31
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
POWER DISCHARGER
g
un al
P5.0V_STB P5.0V_ALW P1.8V_AUX P3.3V_AUX
R597 R174 R175 R173
100K 1K 49.9 10
1% 1% 1% 1%
ms nti
nostuff nostuff nostuff nostuff
C C
D 3 D 3 D 3 D 3
Q514 Q12 Q13 Q11
R598 10K G RHU002N06 G RHU002N06 G RHU002N06 G RHU002N06
KBC3_SUSPWR
1% 1 1 1 1
S 2 S 2 S 2 S 2
nostuff nostuff nostuff nostuff nostuff
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

8. Block Diagram and Schematic

nfi
P5.0V_STB P5.0V P3.3V P1.5V P1.05V
R219 R220 R238 R237 R239
100K 1K 10 10 10
1% 1% 1% 1% 1%
Co
nostuff nostuff nostuff nostuff nostuff
B B
D 3 D 3 D 3 D 3 D 3
Q22 Q28 Q25 Q24 Q23
R217 10K G RHU002N06 G RHU002N06 G RHU002N06 G RHU002N06 G RHU002N06
KBC3_PWRON
1% 1 1 1 1 1
S 2 S 2 S 2 S 2 S 2
nostuff nostuff nostuff nostuff nostuff nostuff
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 31 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
MOUNT HOLE
MT3 MT5 MT9 MT7
RMNT-25-70-1P RMNT-25-70-1P RMNT-25-70-1P RMNT-25-70-1P
D M/B Top + Bottom D
+
Bottom (Bottom side) BOTTOM SIDE EMI CLIP
EMI1 EMI5 EMI6
EMI EMI EMI
MT4 MT13 MT11 MT12 MT8 MT6 MT10 EXF-0023-02 EXF-0023-02 EXF-0023-02
RMNT-25-70-1P RMNT-26-70-1P RMNT-25-70-1P RMNT-26-70-1P RMNT-25-70-1P RMNT-26-70-1P RMNT-26-70-1P
KBD Top + Bottom EMI4 EMI3 EMI2
g
(Topside) EMI EMI EMI
EXF-0023-02 EXF-0023-02 EXF-0023-02
nostuff nostuff nostuff
nostuff nostuff nostuff
un al
MT6, MT10, MT12 : 25-70 SHAPE MODIFIED FOR DFM
FOR EMI TEST CAPS FOR ICT (LESS THAN 100pF)
ms nti
P3.3V_AUX P3.3V TESTCAP_100pF_1 C766 0.1nF TESTCAP_100pF_2
P3.3V_AUX
P3.3V 50V
C TESTCAP_47pF_1 C765 0.047nF TESTCAP_47pF_2
C
50V
TESTCAP_33pF_1 C763 0.033nF TESTCAP_33pF_2
C272 1nF 50V C268 1nF 50V C526 1nF 50V
50V
TESTCAP_22pF_1 C760 0.022nF TESTCAP_22pF_2
C679 1nF 50V C200 1nF 50V
50V
TESTCAP_18pF_1 C764 0.018nF TESTCAP_18pF_2
C738 1nF 50V C535 1nF 50V
50V
Sa de
TESTCAP_15pF_1 C767 0.015nF TESTCAP_15pF_2
C63 1nF 50V
50V
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

TESTCAP_12pF_1 C761 0.012nF TESTCAP_12pF_2


C722 1nF 50V
50V
TESTCAP_10pF_1 C768 0.01nF TESTCAP_10pF_2
C176 1nF 50V VDC
50V
P1.05V C762
8. Block Diagram and Schematic

TESTCAP_7pF_1 0.007nF TESTCAP_7pF_2


nfi
50V
P1.5V P3.3V C758 1nF 50V
C192 1nF 50V
C759 1nF 50V TESTCAP_100pF_3 C771 0.1nF TESTCAP_100pF_4
50V
C598 1nF 50V
TESTCAP_47pF_3 C772 0.047nF TESTCAP_47pF_4
50V
C249 1nF 50V
TESTCAP_33pF_3 C773 0.033nF TESTCAP_33pF_4
50V
TESTCAP_22pF_3 C776 0.022nF TESTCAP_22pF_4
50V
P1.05V P3.3V_AUX P1.05V P1.5V P1.5V P3.3V_AUX
TESTCAP_18pF_3 C774 0.018nF TESTCAP_18pF_4
50V
Co
C636 1nF 50V C667 1nF 50V C600 1nF 50V TESTCAP_15pF_3 C777 0.015nF TESTCAP_15pF_4
50V
B B
C637 1nF 50V C220 1nF 50V C711 1nF 50V TESTCAP_12pF_3 C769 0.012nF TESTCAP_12pF_4
50V
C229 1nF 50V C713 1nF 50V TESTCAP_10pF_3 C775 0.01nF TESTCAP_10pF_4
0.5pF 50V
TESTCAP_7pF_3 C770 0.007nF TESTCAP_7pF_4
50V 0.5pF
PCB REVISION CONTROL ( ICT )
NO CONNECTION DATE(YY/MM/DD) REVISION STEP
1 N.C.
REV2
1 2 1-2
3 2-3
2 3
4 3-1
A 5 1-2-3 A
6 N.C.
7 1-2 SAMSUNG
8 2-3 ELECTRONICS
9 3-1
10 1-2-3

8-32
4 3 2 1
SRP Sheet Number: 32 of 56
8-33
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
P3.3V_AUX & P5.0V_ALW
VDC VDC
VDC
D VDC R270 R266 D
3.3 100K FOR EMI
1%
FOR EMI
C270 C733
100nF R269 C748 4700nF-X5R
EC513 C710 25V 20K 1nF 25V
15uF 4700nF-X5R
C747 1% 50V
25V 1nF
25V
50V U16
5 6 7 8 RT8205AGQW
g
D4 D3 D2 D1 16 13 G_P3.3V
VIN EN D1 5 6 P3.3V_AUX
D2
Q522
P5.0V_ALW Si4894BDY 21 10
L509 G
UGATE1 UGATE2
3.3uH 4 4 S
3 Q521-2 L508
un al
PCMC063T-3R3MN
S3 S2 S1 AP4232GM 3.9uH
3 2 1 20 11
PHASE1 PHASE2 G
5 6 7 8 C256 C707 SIQ1048-3R9
R667 R668 D4 D3 D2 D1 Q518
25V 100nF 25V 100nF D1 7 8
10 10 Si4894BDY 3.3 R713 22 9 3.3 R712 EC10
EC7 BOOT1 BOOT2 D2 C756
C753 330uF
330uF 100nF G 19 12 G
10nF
6.3V
6.3V
25V
LGATE1 LGATE2 16V
AL
AL 4 2 S
1 Q521-1
2402-001120 C708 C779 2402-001120
S3 S2 S1 AP4232GM
ms nti
1nF 3 2 1 1nF
50V 50V
nostuff
C 24 7
C
VOUT1 VOUT2
nostuff nostuff nostuff
nostuff
R212 R210
C227 15K C226 6.19K
C228 0.22nF 1% 0.22nF 1% C225
100nF 50V 2 5 50V 100nF
FB1 FB2
Sa de
10V 10V
R248 R247 R245 R246
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

475K 10K 150K 10K


1% 1% P2.0V_REF 1% 1%
nostuff
8. Block Diagram and Schematic

nostuff 18 3
NC REF
nfi
C254 G_P3.3V
G_P3.3V 220nF
P5.0V_STB 16V
P5.0V_STB P3.3V_MICOM
G_P3.3V

1%
100K
R218
17
VREG5
23 8
AUX5_PWRGD PGOOD VREG3
C252
P5.0V_STB 10000nF-X5R P2.0V_REF
P5.0V_STB
6
ENTRIP2 C734
Q19 6.3V
Co
4700nF-X5R
R211 RHU002N06 D 3 10V 2203-006090
Ch1 / Ch2 Fsw
100K
R209 R244 C757 2203-006824
B 1% 470K 200K 10nF R666 R665 P2.0V_REF : 300KHz / 375KHz B
G 1% 1% 0 0
25V P5.0V_STB : 400KHz / 500KHz
1 5% 5%
S 2 4
TONSEL
nostuff
Q21
R216 RHU002N06
D 3 G_P3.3V G_P3.3V P5.0V_STB
10K 1
1% ENTRIP1
G
KBC3_SUSPWR
1 R715 R214 C255 R697
S 2 150K 100K 100nF 0 STB : Usonic Mode
D 3 1% 1% 10V 5%
Q20 15 14 GND : Fixed Mode

PAD
RHU002N06 nostuff PGND SKIPSEL
R215 G
100K 1 1203-005735 R696
1%

25
S 2 0
G_P3.3V 5%
nostuff
nostuff
P5.0V_STB
G_P3.3V
G_P3.3V
R714 R250 SHORT505
0 100K INSTPAR
KBC3_P5ALWON
nostuff
D 3
A A

2
Q27

BAT54C
G RHU002N06
1 G_P3.3V
SAMSUNG

3
D9
R251 S 2
10K

1
ELECTRONICS
KBC3_SUSPWR

N120
4 3 2 1
SRP Sheet Number: 33 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
FREE FALL SENSOR
g
un al
P3.3V
C743
10000nF-X5R
C744
100nF
6.3V
10V
ms nti
P3.3V
16
15
14

C C
GND_4
RESERVED_2
VDD

U513
LIS331DL
1 13
VDD_IO GND_3
2 12
NC_1 GND_2
3 11
NC_2 INT1 FFS3_INT
Sa de
4 10
SMB3_CLK_S SCL_SPC RESERVED_1
SDA_SDI_SDO

5 9
GND_1 INT2
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

SDO
CS
8. Block Diagram and Schematic

nfi
P3.3V
6
7
8

0214086100
nostuff
nostuff
R707 10K 1%
nostuff
SMB3_DATA_S R708 10K 1%
nostuff
nostuff
Co
B B
A A
SAMSUNG
ELECTRONICS

8-34
4 3 2 1
SRP Sheet Number: 34 of 56
8-35
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D KBC3_RST# SPI3_CLK CPU_CORE P3.3V D
KBC3_PWRGD CPU_CORE P3.3V
SMB3_CLK CPU_CORE P3.3V
KBC3_RSMRST# CPU_CORE P3.3V
CPU1_NMI KBC3_PWRBTN# CPU3_THRMTRIP# P3.3V_AUX
KBC3_CHG2000 LCD3_BRIT P3.3V_AUX
FAN5_VDD KBC3_CPURST# KBC3_THERM_SMDATA GROUND P3.3V_AUX
VCCP3_PWRGD GROUND P3.3V_AUX
AUX5_PWRGD SMB3_DATA GROUND P3.3V_MCD
KBC3_CHGEN SPI3_CS0# VRM3_CPU_PWRGD GROUND
P3.3V_MICOM
g
ADT3_SEL# KBC3_VRON SPI3_MISO
AUD3_BEEP PLT3_RST# SPI3_MOSI
AUD3_SPKR AUD5_LINE_O_RIGHT P1.8V_AUX
THM3_STP# AUD5_LINE_O_LEFT G_AUD MEM1_VREF
P0.9V
un al
KBC5_KSI(0)
KBC5_KSI(1) PEX3_WAKE# G_CHG
KBC5_KSI(2) SIM3_C1VCC P5.0V_AUX
KBC5_KSI(3) LPC3_LAD(0) SIM3_C2RST P5.0V_AUX
KBC5_KSI(4) LPC3_LAD(1) SIM3_C3CLK KBC3_CHKPWRSW# G_CPU P5.0V_AUX
KBC5_KSI(5) LPC3_LAD(2) SIM3_C4DET KBC3_LED_ACIN# P5.0V_AUX
KBC5_KSI(6) LPC3_LAD(3) SIM3_C6VPP KBC3_USBPWRON# P5.0V
KBC5_KSI(7) LPC3_LFRAME# SMB3_CLK_S KBC3_BLCKPWRSW# G_DDR P5.0V_ALW
KBC5_KSO(0) P5.0V_AMP
ms nti
KBC5_KSO(1) CPU1_THRMTRIP# P5.0V_AUD
KBC5_KSO(2) EXP3_CLKREQ# VDC_LED
KBC5_KSO(3)
KBC5_KSO(4) P2.0V_REF
C KBC5_KSO(5) G_P3.3V P5.0V_STB C
KBC5_KSO(6)
KBC5_KSO(7) SIM3_C7DATA
KBC5_KSO(8) MCD3_SDCD# SMB3_ALERT# G_P1.05V
KBC5_KSO(9) SMB3_DATA_S
KBC5_KSO(10)
KBC5_KSO(11) MCD3_SDWP CHP3_USBPWRON#
KBC5_KSO(12)
Sa de
KBC5_KSO(13) MIN3_CLKREQ#
KBC5_KSO(14) VCC_CRT
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

KBC5_KSO(15)
KBC3_SMDATA# WLON_LED#
KBC3_BKLTON CLK3_FM48 LCD_VDD3.3V
KBC3_PRECHG CLK3_USB48 CPU1_DPSLP#
8. Block Diagram and Schematic

KBC3_SCLED#
nfi
KBC3_SMCLK# P1.5V
KBC3_SUSPWR KBC3_RFOFF# CHP3_DPRSLPVR P2.5V
KBC3_PWRSW# CHP3_SATALED#
LID3_SWITCH# CHP3_SUSSTAT#
KBC3_NUMLED# P1.05V
KBC3_EXTSMI# CLK1_MCH3GPLL PRTC_BAT
KBC3_SPKMUTE CLK1_MINIPCIE P1.2V_LAN
BAT3_SMCLK#
BAT3_DETECT# P2.5V_LAN
BAT3_SMDATA# CPU1_PWRGDCPU
CPU1_CPURST#
CPU1_VSSSENSE
Co
HDA3_AUD_BCLK
MCH3_CLKREQ# CHP3_BIOSWP# HDA3_AUD_RST#
B HDA3_AUD_SDI0
B
CRT3_DDCCLK HDA3_AUD_SYNC
CRT5_DDCCLK PLT3_RST_ORG# P1.5V_PCIE
CRT3_GREEN P4.75V_AUD
HDA3_AUD_SDO
VDC
CRT5_VSYNC VCCA
CRT3_DDCDATA VREF
CRT5_DDCDATA
CRT3_BLUE
CRT3_RED CPU1_STPCLK# KBC3_CAPSLED# CHP3_SATACLKREQ# BGATE
LCD3_BKLTON KBC3_WAKESCI#
CHP3_RTCRST# LCD3_EDID_CLK MCH3_LCD_VDDEN
MCH3_ICHSYNC# SUB_SIM3_C1VCC
LCD3_EDID_DATA SUB_SIM3_C2RST VDC_ADPT
SUB_SIM3_C3CLK
SUB_SIM3_C4DET
KBC3_LED_CHARGE# SUB_SIM3_C6VPP
SUB_SIM3_C7DATA
KBC3_THERM_SMCLK
FAN3_FDBACK#
CHP3_SLPS3#
CHP3_SLPS4#
CHP3_SLPS5# THM3_ALERT#
T_L_BUTTON#
A T_R_BUTTON# A
CPU1_A20M#
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 35 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
un al
ms nti
C C
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

8. Block Diagram and Schematic

nfi
Co
B B
A A
SAMSUNG
ELECTRONICS

8-36
4 3 2 1
SRP Sheet Number: 36 of 56
8-37
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG. P3.3V P1.5V
P3.3V
B508
B505 B509
BLM18PG181SN1 BLM18PG181SN1
D BLM18PG181SN1 D
FSA FSB FSC VDD_SRC_IO VDD_CPU_IO VDD_PLL3_IO VDD_IO VDD_REF VDD_48 VDD_PCI VDD_PLL3 VDD_SRC VDD_CPU
HOST CLK nostuff
BSEL0 BSEL1 BSEL2
10V

10V

10V

10V

10V

10V

10V

10V

10V

10V

10V

10V
0 0 0 266 MHz

4700nF-X7R

4700nF-X7R
6.3V
10000nF

10000nF

10000nF

10000nF
6.3V

6.3V

6.3V

6.3V
0 0 1 333 MHz

6.3V
100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF

100nF
0 1 0 200 MHz
0 1 1 400 MHz
g
C585

C159

C586

C587

C153

C154

C156

C139

C157

C588

C158

C155
C589

C619

C582

C583

C618

C584
1 0 0 133 MHz
1 0 1 100 MHz
1 1 0 166 MHz
un al
1 1 1 RSVD P3.3V
For EMI
C574
0.012nF
50V
1%

1%

U504
IDTCV179BNLG
ms nti 10K

10K

19 4
VDD_IO VDD_REF
33 16
VDD_SRC_IO1 VDD_48
R561 22.6 1% 43 9
CLK3_FM48 52
VDD_SRC_IO2 VDD_PCI
23
C R560 22.6 1% 56
VDD_SRC_IO3 VDD_PLL3 C
R555

R559

CLK3_USB48 27
VDD_CPU_IO
46
nostuff VDD_PLL3_IO VDD_SRC
R558 2.2K 62
CLK1_BSEL0 nostuff 55
VDD_CPU
CLK1_BSEL1 NC
CLK1_BSEL2 R551 10K 1%
CPU0
61
CLK0_HCLK0
CLK3_48MHZ_R 17 60
USB_FS_A CPU0# CLK0_HCLK0#
CLK3_ICH14 R123 33 1% 64
FSB_TESTMODE
Sa de
5 58
REF_FS_C_TEST_SEL CPU1_MCH
57 CLK0_HCLK1
CLK3_14MHZ_R CPU1_MCH# CLK0_HCLK1#
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

44
CHP3_CPUSTP# 45
CPUSTOP#
40
CHP3_PCISTP# PCISTOP# SRC11_CLKREQH#
39
SRC11#_CLKREQG# LOM3_CLKREQ#
R569 0 63
VRM3_CPU_PWRGD CLKPWRGD_PWRDN#
8. Block Diagram and Schematic

41
CLK3_PCIF_R SRC10
R125
nfi
22.6 1% 14 42
CLK3_PCLKICH PCIF_5_ITP_EN SRC10#
R124 22.6 1% CLK3_PCI4_R 13 37
CLK3_DBGLPC PCI_4_SEL_LCDCLK# SRC9
38 CLK1_PCIELOM
12
SRC9# CLK1_PCIELOM#
PCI_3
54
SRC8_ITP CLK1_MINI3PCIE
CLK3_PCLKMICOM R554 22.6 1% CLK3_PCI2_R 11
PCI_2 SRC8#_ITP#
53
CLK1_MINI3PCIE#
R553 475 1% 10 51
MCH3_CLKREQ# PCI_1_CLKREQ_B# SRC7_CLKREQF#
50
EXP3_CLKREQ#
R552 475 1% 8
SRC7#_CLKREQE# MIN3_CLKREQ#
CHP3_SATACLKREQ# PCI_0_CLKREQ_A#
48
7
SRC6
47
CLK1_MINIPCIE
Co
SMB3_CLK_S 6
SCL SRC6# CLK1_MINIPCIE#
B SMB3_DATA_S SDA
34 B
3
SRC4
35 CLK1_MCH3GPLL
2
XTAL_IN SRC4# CLK1_MCH3GPLL#
XTAL_OUT
31

1%
1%
SRC3_CLKREQC# CLK1_PCIEICH

50V

50V

50V
18 32
59
VSS_48 SRC3#_CLKREQD# CLK1_PCIEICH#
VSS_CPU

10K

10K
22 28
VSS_IO SRC2 CLK1_SATA

0.033nF

0.033nF

0.033nF
15 29
CLK1_SATA#
1

2
VSS_PCI SRC2#
26
VSS_PLL3
1 24

THERM_GND
2801-004667
30
VSS_REF LCDCLK_27M
25 CLK1_DREFSSCLK

R556

R557
Y501 VSS_SRC1 LCDCLK#_27M_SS CLK1_DREFSSCLK#
36

C571

C140

C141
C570 14.31818MHz VSS_SRC2
C581 49 20
0.018nF 0.018nF
VSS_SRC3 SRC0_DOT96
21
CLK1_DREFCLK
50V 50V For EMI SRC0#_DOT96# CLK1_DREFCLK#
1205-003159

65
P1.05V This part is 64pin QFN package.
Place 14.318MHz within R126 1K 1%
500mils of CK-505 CLK1_BSEL0 MCH1_BSEL0
R128 1K 1%
CLK1_BSEL1 R129 1K 1% MCH1_BSEL1
CLK REQ DEVICE SRC PORT CLK1_BSEL2 MCH1_BSEL2

56.2
1%
1%

1%
1K

1K
CLK REQ A SATA SRC2
CLK REQ B GMCH SRC4
nostuff
CLK REQ E MINI CARD SRC6

R113

R112

R117
A R111 0
nostuff A
CPU1_BSEL0 R116 0 CLK1_BSEL0
CLK REQ F LOM3_CLKREQ# SRC8 CPU1_BSEL1 CLK1_BSEL1
R119 0
CPU1_BSEL2 CLK1_BSEL2
SAMSUNG

1%
1K

0
SEL_LCDCLK* Pin 20/21 Pin 24/25 nostuff
nostuff ELECTRONICS
LOW DOT_96/DOT_96# PEG_CLK/PEG_CLK# nostuff

R118
R115
R114
HIGH SRC_0/SRC_0# 27M & 27M_SS

N120
nostuff
4 3 2 1
SRP Sheet Number: 37 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
THERMAL SENSOR & FAN CONTROL
g
P5.0V P3.3V_AUX P3.3V P3.3V_AUX
un al
R535
10K 1%
10K 1%
10K 1%

10K 1%

49.9
1%
nostuff
C541 C537
10000nF
C540 10000nF
C547
100nF 100nF
6.3V 6.3V
10V 10V
R542
R541
R539

R536

U502
ms nti
EMC2102
1 22
VDD_3V SMDATA KBC3_THERM_SMDATA
24 23
VDD_5V_1 SMCLK KBC3_THERM_SMCLK
27
C VDD_5V_2
19
C
14
ALERT#
12 THM3_ALERT#
KBC3_PWRGD 16
POWER_OK SYS_SHDN# THM3_STP#
RESET#
2
DN1 CPU2_THERMDC
R534 0 10
FAN_MODE DP1
3 C543
25 1nF
FAN5_VDD 26
FAN_1
4 50V CPU2_THERMDA 10mil width and 10mil spacing.
FAN_2 DN2
Sa de
28 5
FAN3_FDBACK# TACH DP2
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

13 6
CPU3_THRMTRIP# THERMTRIP# DN3
7
DP3 2
R531 0 9
SHDN_SEL P3.3V
P3.3V_AUX 11
TRIP_SET CLK_SEL
17 C544 MMBT3904
nostuff
8. Block Diagram and Schematic

18 2.2nF 1 Q8
CLK_IN
nfi
8 50V
3
NC_1
R537 15
NC_2 GND
20 R122 Line Width = 20 mil
R1 200K 21 29 10K
NC_3 THRM_PAD
1% 1%
1209-001718 Opposite side of CPU. J510
HDR-3P-1R-SMD
R538 SMBUS Address 7Ah FAN5_VDD 1
R2 51.1K 2
1%
FAN3_FDBACK# 4
3
93 degree C MNT1
5
MNT2
C152
C151
Co
R532 10000nF
20K 0.033nF 3711-002613|head-btoc-3p-2_ng
6.3V
B 1% 50V B
For EMI
TRIP_SET pin voltage = (T-75)/21
3.3 * [R2/(R1+R2)] = (T-75)/21
P1.05V
R533
2K
1%
CPU3_THRMTRIP#
3
1 Q506
MMBT3904
2
CPU1_THRMTRIP# nostuff
nostuff
A A
SAMSUNG
ELECTRONICS

8-38
4 3 2 1
SRP Sheet Number: 38 of 56
8-39
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS DDR SO-DIMM #0
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
Array resistors & Single resistors used to improve layout & routing.
ME POWER RAIL UNDER ME ENABLE
MEM1_ADQ(63:0) P1.8V_AUX P0.9V
DDR500-2
DDR2-SODIMM-200P-RVS MEM1_AMA(13:0)
2/2
g
DDR500-1 112
VDD1 VSS16
18
DDR2-SODIMM-200P-RVS 111
VDD2 VSS17
24 0 RA8-2 3 4 56
117 41 1 RA6-2 3 4 56
1/2 96
VDD3 VSS18
53 2 RA6-1 1 2 56
un al
MEM1_AMA(13:0) VDD4 VSS19
0 102
A0 DQ0
5 0 95
VDD5 VSS20
42 3 RA3-2 3 4 56
1 101 7 1 118 54
A1 DQ1 VDD6 VSS21
2 100 17 2 81 59
A2 DQ2 VDD7 VSS22
3 99
A3 DQ3
19 3 82
VDD8 VSS23
65 4 RA8-1 1 2 56
4 98 4 4 P3.3V_M for AMT 87 60 5 RA4-1 1 2 56
A4 DQ4 VDD9 VSS24
5 97
A5 DQ5
6 5 103
VDD10 VSS25
66 6 RA13-1 1 2 56
6 94 14 6 P3.3V 88 127 7 RA12-2 3 4 56
A6 DQ6 VDD11 VSS26
7 92 16 7 104 139
A7 DQ7 VDD12 VSS27
8 93 23 8 128
ms nti
A8 DQ8 VSS28
9 91
A9 DQ9
25 9 199
VDDSPD VSS29
145 8 RA4-2 3 4 56
10 105 35 10 165 9 RA11-1 1 2 56
11 90
A10_AP DQ10
37 11 C545 C546 83
VSS30
171 10 RA3-1 1 2 56
A11 DQ11 100nF NC1 VSS31
C 12 89
A12 DQ12
20 12
10V
2200nF 120
NC2 VSS32
172 11 RA13-2 3 4 56
C
13 116 22 13 10V 50 177
A13 DQ13 NC3 VSS33
86 36 14 69 187
A14 DQ14 NC4 VSS34
84
A15 DQ15
38 15 163
NCTEST VSS35
178 12 RA10-1 1 2 56
MEM1_ABS2
85
A16_BA2 DQ16
43 16
MCH3_EXTTS0# VSS36
190 13 RA7-2 3 4 56
45 17 1 9
DQ17 MEM1_VREF VREF VSS37
107 55 18 21
MEM1_ABS0 BA0 DQ18 C193 VSS38
MEM1_ABS1
106
BA1 DQ19
57 19
100nF C173 201
GND0 VSS39
33
Sa de
44 20 2200nF 202 155
DQ20 10V GND1 VSS40
110 46 21 10V 34
MEM1_CS0# S0* DQ21 VSS41
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

115 56 22 47 132
MEM1_CS1# S1* DQ22 VSS1 VSS42
DQ23
58 23 133
VSS2 VSS43
144
MEM1_CS0#
RA9-2 3 4 56
CLK1_MCLK0
30
CK0 DQ24
61 24 183
VSS3 VSS44
156 MEM1_CS1# RA1-2 3 4 56
32 63 25 77 168
CLK1_MCLK0# CK0* DQ25 VSS4 VSS45
RA10-2
8. Block Diagram and Schematic

164 73 26 12 2 3 4 56
CLK1_MCLK1 CK1 DQ26 VSS5 VSS46 MEM1_CKE0
RA12-1
nfi
166 75 27 48 3 1 2 56
CLK1_MCLK1# CK1* DQ27 VSS6 VSS47 MEM1_CKE1
79 62 28 184 15
MEM1_CKE0 CKE0 DQ28 VSS7 VSS48
MEM1_CKE1
80
CKE1 DQ29
64 29 78
VSS8 VSS49
27
MEM1_ODT0
RA5-1 1 2 56
DQ30
74 30 71
VSS9 VSS50
39
MEM1_ODT1
RA1-1 1 2 56
113 76 31 72 149
MEM1_ACAS# CAS* DQ31 VSS10 VSS51
**NOTE AMT MODEL MEM1_ARAS# 108
RAS* DQ32
123 32 121
VSS11 VSS52
161
MEM1_ABS0
RA2-1 1 2 56
109
WE* DQ33
125 33 122
VSS12 VSS53
28 RA7-1 1 2 56
SMB3_CLK/DATA_M MEM1_AWE# 135 34 196 40
MEM1_ABS1
RA11-2 3 4 56
DQ34 VSS13 VSS54 MEM1_ABS2
R549 10K 1% 198
SA0 DQ35
137 35 193
VSS14 VSS55
138
R550 10K 1% 200
SA1 DQ36
124 36 8
VSS15 VSS56
150
MEM1_ACAS#
RA5-2 3 4 56
SMB3_CLK_S
197
SCL DQ37
126 37
VSS57
162
MEM1_ARAS#
RA9-1 1 2 56
SMB3_DATA_S
195
SDA DQ38
134 38
MEM1_AWE# RA2-2 3 4 56
136
Co
39
DQ39
114 141 40 3709-001327
MEM1_ODT0 ODT0 DQ40
B MEM1_ODT1
119
ODT1 DQ41
143 41 B
151 42
MEM1_ADM(7:0) DQ42
0 10 153 43
DM0 DQ43
1 26 140 44
DM1 DQ44
2 52 142 45
DM2 DQ45
3 67 152 46
DM3 DQ46
4 130 154 47
DM4 DQ47
5 147 157 48
DM5 DQ48
6 170 159 49
DM6 DQ49 ME POWER RAIL UNDER ME ENABLE
7 185 173 50
DM7 DQ50
175 51
MEM1_ADQS(7:0)
0 13
DQ51
158 52
Place one cap close to every 2 pull-up resistors terminated to P0.9V
DQS0 DQ52 P0.9V
1 31
DQS1 DQ53
160 53 Place near SO-DIMM0
2 51 174 54 P1.8V_AUX
DQS2 DQ54
3 70 176 55
DQS3 DQ55
4 131 179 56 nostuff
DQS4 DQ56
5 148 181 57 EC4 C112 C111 C113 C135 C114 C137 C136 C115 C116 C134 C118 C110 C117 nostuff
DQS5 DQ57
6 169
DQS6 DQ58
189 58 220uF C109 C108 C132 C107 C133 C121 C138 C119 C120 nostuff
7 188 191 59 2.5V 2200nF 2200nF 2200nF 2200nF 2200nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF 100nF nostuff
DQS7 DQ59 AD
180 60 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V 10V nostuff
MEM1_ADQS#(7:0) DQ60
0 11 182 61 nostuff
DQS*0 DQ61
1 29 192 62
DQS*1 DQ62
2 49 194 63
DQS*2 DQ63
3 68
DQS*3
4 129
DQS*4
5 146
DQS*5
6 167
DQS*6
7 186
A DQS*7 A
3709-001327
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 39 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
02 VERIFY REAL MODE 66 CONFIGURE ADVANCE CACHE REG.
03 DISABLE NMI 6A DISPLAY EXTERNAL CACHE SIZE
D 04 GET CPU TYPE 6C DISPLAY SHADOW MESSAGE D
06 INIT. SYSTEM H/W 6E DISPLAY NON-DISPOSABLE SEGMENT
08 INIT. CHIPSET REG. 70 DISPLAY ERROR MESSAGE
09 SET IN POST FLAG 72 CHECK FOR CONFIGURATION ERROR
0A INIT CPU.REG 74 TEST REAL-TIME CLOCK
0B CPU CACHE ON 76 CHECK FOR KEYBOARD EERROR
0C INIT.CACHE TO POST 7C SETUP HARDWARE INTERRUPT VECTOR
g
OE INIT. I/O VALUE 7E TEST COPROCESSER IF PRESENT
0F ENABLE THE L-BUS IDE 80 DISABLE ON-BOARD I/O PORT
un al
10 INIT. POWER MANAGER 82 DETECT AND INSTALL EXT.RS232C
11 LOAD ALTERNATE REG. 84 DETECT AND INSTALL EXT.PARALLEL
13 PCI BUS MASTER RESET 86 RE-INIT. ON-BOARD I/O PORT
WITH INITIAL POST VALUE 88 INIT. BIOS DATA ROM
14 INIT. KEYBOARD CONTROLLER 8A INIT.EXTENDED BIOS DATA AREA
ms nti
16 CHECK CHECKSUM 8C INIT. FDD CONTROLLER
18 8254 TIMER INIT. 9A SHADOW OPTION ROMS
C 1A 8237 DMA CONTROLLER INIT. 9C SETUP POWER MANAGEMENT C
1C RESET INTERRUP CONTROLLER 9E ENABLE H/W INTERRUPT
20 TEST DRAM REFRESH A0 SET TIME OF DAY
P3.3V
22 TEST 8742 KEYBOARD CONTROLLER A4 INIT. TYPEMATIC RATE
24 SET ES SEGMENT REG. TO 4GB A8 ERASE F2 PROMPT
Sa de
VSS SI SPI3_MOSI 26 ENABLE A20 AA SCAN FOR F2 KEY STROKE
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

R186 0 4
WP* SCK
5
CHP3_BIOSWP#
R185 12.1 3 6 1% 10K R184
SPI3_CLK 28 AUTO SIZING DRAM AC ENTER SETUP
SPI3_MISO SO HOLD*
1% 2 7
SPI3_CS0#
1
CE* VDD
8 32 COMPUTE THE CPU SPEED AE CLEAR IN POST FLAG
8. Block Diagram and Schematic

SST25VF016B-504CS2AF 34 TESET CMOS RAM B0 CHECK FOR ERRORS


C183
nfi
U10
R187 100nF 38 SHADOW SYSTEM BIOS ROM B2 POST DONE-PREPARE TO BOOT O/S
10K 10V
1% 3A AUTO SIZING CACHE B4 ONE BEEP
1107-001600
3C CONFIGURE ADVANCED CHIPSET REG. B6 CHECK PASSWORD (OPTION)
3D LOAD ALTER REG. WITH CMOS VALUE B7 ACPI INIT
42 INIT. INTERRUPT VECTOR BA DMI INIT
44 INIT. BIOS INTERRUPT BE CLEAR SCREEN
46 CHECK ROM COPYRIGHT NOTICE C0 TRY BOOT WITH INT19
Co
47 INIT. I20 SUPPORT IF INSTALLED D0 INTERRUPT HANDLER ERROR
B B
48 CHECK VIDEO CONFIGURE AGAINST CMOS D2 UNKNOWN INTERRUPT ERROR
49 INIT. PCI BUS AND DEVICE D4 PENDING INTERRUPT ERROR
4A INIT. ALL VIDEO BIOS ROM D6 SHUTDOWN 5
4C SHADOW VIDEO BIOS ROM D8 SHUTDOWN ERROR
50 DISPLAY CPU TYPE AND SPEED DA EXTENDED BLOCK MOVE
52 TEST KEYBOARD
DC SHUTDOWN 10
54 SET KEYCLICK IF ENABLED
89 ENABLE NMI
56 ENABLE KEYBOARD 90 INIT. HDD CONTROLLER
58 TEST FOR UNEXPECTED INTERRUPTS 91 INIT. LOCAL BUS HDD CONTROLLER
5A DISPLAY " PRESS ...... SETUP" 92 JUMP TO USER PATCH 2
5C TEST RAM GETWEEN 512K AND 640K 94 DISABLE A20 ADDRESS LINE
60 TEST EXTENDED MEMORY 96 CLEAR HUGE ES SEGMENT REG.
62 TEST EXTENDED MEMORY ADDRESS LINE 98 SEARCH FOR OPTION ROMS
64 JUMP TO USER PATCH 1
A A
SAMSUNG
ELECTRONICS

8-40
4 3 2 1
SRP Sheet Number: 40 of 56
8-41
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
HSDPA / WIBRO, 5.2mm P3.3V_AUX
P3.3V
P3.3V P3.3V
D P3.3V C724
C664 C594
D
10000nF
P3.3V 100nF 100nF
6.3V
R605
nostuff

R639 P1.5V 0
10K J515
MINICARD-52P R604 BA61-01102A|screw-118-1_b
1 2 R606 10K
WAKE* P3.3V_1 M504
3 4 0
RSVD_1 GND_1 HEAD
5 6
RSVD_2 P1.5V_1 DIA
7 8
EXP3_CLKREQ# CLKREQ* SIM_VCC_C1 SIM3_C1VCC
g
9 10 LENGTH
11
GND_2 SIM_DATAIO_C7
12
SIM3_C7DATA
CLK1_MINI3PCIE# 13
REFCLK- SIM_CLK_C3
14 SIM3_C3CLK
CLK1_MINI3PCIE 15
REFCLK+ SIM_RESET_C2
16
SIM3_C2RST
GND_3 SIM_VPP_C6 SIM3_C6VPP
un al
17 18
SIM_RSVD_C8 GND_4
19 20 R640 0
21
SIM_RSVD_C4 W_DISABLE*
22 R641 0 KBC3_RFOFF#
23
GND_5 PERST*
24
PLT3_RST#
PEX1_MINRXN2 25
PERN0 P3.3V_AUX
26
PEX1_MINRXP2 27
PERP0 GND_6
28
GND_7 P1.5V_2
29 30
31
GND_8 SMB_CLK
32
SMB3_CLK_S
PEX1_MINTXN2 33
PETN0 SMB_DATA
34
SMB3_DATA_S
ms nti
PEX1_MINTXP2 35
PETP0 GND_9
36
P3.3V 37
GND_10 USB_D-
38
USB3_MINIPCIE2-
39
RSVD_11 USB_D+
40 USB3_MINIPCIE2+
RSVD_12 GND_11
41 42
C 43
RSVD_13 LED_WWAN*
44
C
RSVD_14 LED_WLAN*
45 46
47
RSVD_15 LED_WPAN*
48
SIM3_C4DET
RSVD_16 P1.5V_3
49 50
RSVD_17 GND_12
51 52
RSVD_18 P3.3V_2
53
MNT1
Sa de
54
MNT2
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

3709-001470
8. Block Diagram and Schematic

nfi
P3.3V
R516
10K SIM CARD CONN
J501
EDGE-SIM-8P-MNT
Co
C1 C5
B SIM3_C1VCC C2
C1 C5
C6 B
SIM3_C2RST C3
C2 C6
C7 SIM3_C6VPP
SIM3_C3CLK C3 C7 SIM3_C7DATA
C4 1
SIM3_C4DET C8
CD_U MNT1
2
CD_L MNT2

1
3709-001478
C522 nostuff

2
0.01nF nostuff
0.5pF
50V

0.01nF 0.5pF

0.01nF 0.5pF
10%
1000nF-X5R
nostuff

1
nostuff
nostuff

PGB1010603NR
D508
PGB1010603NR
D506
nostuff

C523
6.3V

C525

C524
50V 50V

PGB1010603NR
D505
PGB1010603NR
D507
PGB1010603NR
D509
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 41 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
MICOM RESET
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
P5.0V P3.3V_AUX
P3.3V_MICOM P5.0V KBC3_RST#
100 1%

VDC P3.3V_MICOM D 3
P3.3V_MICOM Q523
D G RHU002N06 D
U530 1
R669

TPS3809
10K 1%
10K 1%

S 2
1 R701 R672
GND Q524
C639 C638 C199 3
VDD 330K R673 4.7K
100nF 100nF 100nF 2 47K BSS84
RESET*
R674 47K
R670

2
1203-002364
C712 C736 R678

S
100K
R563
R564

100nF 100nF 100K


D 3

1
G
g
10V nostuff 25V 1% Q525
G RHU002N06 THM3_STP#
R607 1 R671 10kohm pull-up to P3.3V_AUX
KBC3_RST# 10K R677 S 2 C714 100K should be at the thermal sensor side.
1% 1% 150K 10nF 1%
un al
KBC3_CHKPWRSW# 10K 1% 25V
KBC3_MD R610
100

36
37
59
7
1

6
5

4
9

8
NMI
RES*
RESO*

VCC_1
VCC_2
VCC_3

MD0
MD1

VCCB
VCL

STBY*

nostuff nostuff nostuff nostuff nostuff


48 49 nostuff nostuff
ms nti
47
PA0 P40
50 KBC3_RSMRST# nostuff
31
PA1 P41
51
KBC3_SUSPWR
KBC5_TCLK 30
PA2 P42
52 KBC3_THERM_SMDATA
KBC5_TDATA 21
PA3 P43
53
KBC3_BKLTON
C KBC3_SCLED# 20
PA4 P44
54
KBC3_PWRBTN# C
KBC3_NUMLED# 11
PA5 P45
55 KBC3_VRON
KBC3_CAPSLED# 10
PA6 P46
56
KBC3_BLCKPWRSW#
PA7 P47 KBC3_CPURST#
91 14
KBC3_EXTSMI# 90
PB0 P50
13
KBC3_LED_ACIN#
KBC3_RUNSCI# 81
PB1 P51
12
KBC3_LED_CHARGE#
KBC3_USBPWRON# PB2 P52 KBC3_SMCLK#
Sa de
80 P3.3V_MICOM
KBC3_CHG2000 69
PB3
26
KBC3_RFOFF# PB4 P60 VRM3_CPU_PWRGD
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

68 27
KBC3_LED_POWER# 58
PB5 P61
28 LID3_SWITCH#
KBC3_PWRGD PB6 P62 KBC3_PRECHG R562
57 U9 29 300K
KBC3_PWRON
KBC5_KSI(0:7)
PB7
H8S-2110B
P63
P64
32
KBC3_P5ALWON
KBC3_CHGEN
1% FOR MICOM UPDATE
8. Block Diagram and Schematic

0 79 33
P10 P65 BAT3_DETECT# POWER SWITCH BLOCK WHILE MICOM UPDATE
nfi
1 78 34
2 77
P11 P66
35 CHP3_SLPS3# C579 P3.3V_MICOM
P12 0903-001439 P67 PEX3_WAKE#
3 76 100nF
4 75
P13
38 8 KBC5_KSO(8:15) 10V
P14 P70
5 74 39 9
P15 P71
6 73 40 10 R565
P16 P72
7 72 41 11 10K
P17 P73
42 12 R566 R567 1%
KBC5_KSO(0:7) 0 67
P74
43 13
P20 P75 100K 10K KBC3_CHKPWRSW#
1 66 44 14 P3.3V 1% 1%
P21 P76
2 65 45 15
3 64
P22 P77 D 3 C595
P23 330nF
63 93
Co
4 R224 Q509
62
P24 P80
94
KBC3_WAKESCI# 10V
5
P25 P81 KBC3_A20G 10K KBC3_BLCKPWRSW#
G RHU002N06
B 6 61
P26 P82
95
PCI3_CLKRUN#
1% 1 B
7 60 96 S 2
P27 P83
97
LPC3_LAD(0:3) 0 82
P84
98 KBC3_TX P3.3V_MICOM KBC3_PWRSW#
1 83
P30 P85
99
KBC3_RX_CHG4.2V
2 84
P31 P86 KBC3_THERM_SMCLK
P32
3 85 25 R162 10K
P33 P90
86 24
LPC3_LFRAME# 87
P34 P91
23 KBC3_CHKPWRSW# TP22196
PLT3_RST# 88
P35 P92
22
ADT3_SEL# 1
CLK3_PCLKMICOM 89
P36 P93
19 KBC3_SPKMUTE KBC3_MD 2
MODE0
CHP3_SERIRQ P37 P94
18
CHP3_SUSSTAT# KBC3_TX 3
TX
2
P95
17
CHP3_SLPS5# KBC3_RX_CHG4.2V 4
RX

VSS_1
VSS_2
VSS_3
VSS_4
VSS_5
3
XTAL P96
16
CHP3_SLPS4# GND
EXTAL P97 KBC3_SMDATA#
Y2 For Production

15
46
70
71
92
1 2801-004200

2
10MHz
C230 C231
0.018nF 0.018nF P3.3V_MICOM
R608 4.7K
KBC3_SMDATA#
R609 4.7K
KBC3_SMCLK#
A A
R160 0
CHP3_SLPS3# KBC3_PWRON
SAMSUNG
R161 0 ELECTRONICS
CHP3_SLPS4# nostuff KBC3_SUSPWR
nostuff
Place near to Micom

8-42
4 3 2 1
SRP Sheet Number: 42 of 56
8-43
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
1 PORT USB CONNECTOR
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
P5.0V_ALW
10V

100nF U6
C122 TPS2062
g
2
IN
7
Need 2A Routing nostuff
OUT1
8
OC1*
5 6 EC503
OC2* OUT2
3 C556 100uF C549 C548
un al
USB3_PWRON# 4
EN1*
1 100nF 100nF 0.033nF
16V
EN2* GND AS
ON / OFF Control
10V 10V 50V
1205-002596
J509
JACK-USB-4P
nostuff
PWR
R719 0 USB3_P5-_R R615 0
ms nti
USB3_P5- R720 0
D- CHP3_USBPWRON# USB3_PWRON#
USB3_P5+ USB3_P5+_R D+
R614 0
GND KBC3_USBPWRON#
5
C 2 3 6
MNT1 C
MNT2
7
MNT3
8
MNT4
1 4 nostuff
B519 3722-002002
ACM2012-900-2P-T
Sa de
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

P5.0V_ALW
8. Block Diagram and Schematic

10V

nfi
100nF U506
C658 TPS2062 R236 R709 R197 R706
nostuff
2
IN
7
Need 2A Routing STUFF NOSTUFF STUFF STUFF J517 J512 USB CHARABLE PORTS
OUT1
8
OC1* NOSTUFF STUFF STUFF STUFF NOT SUPPORT USB CHARABLE PORTS
5 6 EC507
OC2* OUT2
R236 0 3 C617 100uF C613 C615
KBC5_P5ALWON# 4
EN1*
1 100nF 100nF 0.033nF
STUFF STUFF NOSTUFF NOSTUFF J517 USB CHARABLE PORTS
R706 16V
USB3_PWRON# EN2* GND 10V AS 10V 50V
R709 0 0
nostuff R197 1205-002596
Co
0
B Need 2A Routing B
P5.0V_STB
EC506
C612 100uF C616 C614
100nF 16V 100nF 0.033nF
nostuff 10V AS 10V 50V
nostuff J517
nostuff R235
JACK-USB-4P 200K
nostuff
1%
PWR
R631 0 USB3_P0-_R
USB3_P0- D- KBC5_P5ALWON#
USB3_P0+ R630 0 USB3_P0+_R
D+
GND D 3
5 Q18
MNT1 RHU002N06
1 4 6 G
7
MNT2 KBC3_P5ALWON
MNT3 1
8 S 2
MNT4
2 3 nostuff
B513 3722-002002
ACM2012-900-2P-T
J512
JACK-USB-4P
PWR
R137 0 USB3_P4-_R
USB3_P4- R138 0 USB3_P4+_R
D-
A USB3_P4+ D+ A
GND
5
1 4 6
7
MNT1
MNT2 SAMSUNG
MNT3
8
MNT4
ELECTRONICS
2 3 nostuff
B9

N120
3722-002002
ACM2012-900-2P-T
4 3 2 1
SRP Sheet Number: 43 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
USB I/F Devices
D D
g
Bluetooth Interface CAMERA
un al
P3.3V
ms nti
C C
P5.0V
Sa de
C37 C38
C742 100nF 100nF
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

100nF 10V 10V


10V
J507
HDR-6P-SMD
8. Block Diagram and Schematic

B5
nfi
J513 ACM2012-900-2P-T 1
HDR-4P-SMD 2
2 3
USB3_CAMERA- 3
1 USB3_CAMERA+ 4
USB3_BLUETOOTH- 2 5
USB3_BLUETOOTH+ 3
1 4 7
6
4 MNT1
5 8
MNT1 MNT2
6
MNT2
3711-003057|head-btob-6p-2_ng
3711-000922
Co
B B
A A
SAMSUNG
ELECTRONICS

8-44
4 3 2 1
SRP Sheet Number: 44 of 56
4 3 2 1

8-45
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
un al
80H DECODER CONNECTOR
ms nti
C C
P3.3V
J514
HDR-10P-SMD
1
Sa de
2
PLT3_RST# 3
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

CLK3_DBGLPC 4
LPC3_LFRAME# 5
LPC3_LAD(3) 6
LPC3_LAD(2) 7
8. Block Diagram and Schematic

LPC3_LAD(1) 8
nfi
LPC3_LAD(0) 9
10
11
MNT1
12
MNT2
3711-002050
Co
B B
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 45 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
VCC_CRT P5.0V
D500
MMBD4148
3 1
C512
100nF
U501
g
10V
SN74AHCT1G125DCKR
5
CRT3_HSYNC 2 + 4
-
R512 40.2 5%
CRT5_HSYNC
OE*
un al
3 CRT5_HSYNC_U_MN
1
ms nti
VCC_CRT
C P5.0V C
U500 C32
100nF
SN74AHCT1G125DCKR
10V
1
5
2 + 4 R511 40.2 5% MMBD4148
CRT3_VSYNC OE*
- CRT5_VSYNC D502
CRT5_VSYNC_U_MN 3
Sa de
3
1
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

BLM18PG181SN1
B502
8. Block Diagram and Schematic

nfi
C520
P3.3V P3.3V VCC_CRT CRT CONNECTOR 100nF
10V J506
DSUB-15-3R-F
L500 82nH CRT_RED_L_MN 1
CRT3_RED 6
R528 R527
11
G

4.7K 4.7K
1

L503 82nH CRT_GREEN_L_MN 2


CRT3_GREEN 7
S

CRT3_DDCDATA CRT5_DDCDATA 12

1%
2

1%

1%
L502 82nH CRT_BLUE_L_MN 3
RHU002N06
Q504

CRT3_BLUE 8
Co

150

150

150
13

0.022nF

0.022nF

0.022nF
B 4 B

1
C506 C517 C515 9

PGB1010603NR
D501

PGB1010603NR
D504

PGB1010603NR
D503
0.022nF 0.022nF 0.022nF 14

50V

50V

50V
50V 50V 50V 5 16

R508

R514

R513

2
10 17

C505

C518

C516
P3.3V P3.3V VCC_CRT 15

nostuff
nostuff
nostuff
R530 G
R529 3701-001403
4.7K 4.7K
1
CRT5_DDCDATA
CRT3_DDCCLK CRT5_DDCCLK CRT5_DDCCLK
S

D
2
CRT5_HSYNC

3
RHU002N06
Q505
CRT5_VSYNC
50V 50V 50V 50V

270pF

270pF

0.1nF

0.1nF
C519

C536
C514

C513
A A
SAMSUNG
ELECTRONICS

8-46
4 3 2 1
SRP Sheet Number: 46 of 56
8-47
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
un al
P3.3V P3.3V_MICOM
D2
BAV99LT1
ms nti
2 1
3
C C
J502
HDR-3P-1R-SMD
1 KBC3_PWRSW#
2
3
4
MNT1
Sa de
5
MNT2
C33
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

3711-002613 100nF
10V
8. Block Diagram and Schematic

nfi
Co
B B
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 47 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
KEYBOARD
g
un al
ms nti
C C
J1
KBC5_KSO(0:15) FPC-KBD-25P
1
Sa de
2
3
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

4
5
6
7
8. Block Diagram and Schematic

8
nfi
9
10
11
12
13
14
KBC5_KSI(0:7) 15
16
17
18
19
20
Co
21
22
B 23
B
24
KBC3_TX 26
25
MNT1
27
MNT2
3708-002166
A A
SAMSUNG
ELECTRONICS

8-48
4 3 2 1
SRP Sheet Number: 48 of 56
8-49
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
TOUCHPAD
un al
P5.0V
SW2
ms nti
SKQGAB
R700 0 1 3
C257 T_R_BUTTON#
100nF 2 4
C 10V P5.0V C
3
3404-001052
2 1
J518 BAV99LT1
CONN-6P-FPC D513
T_L_BUTTON# 1
Sa de
2 nostuff
T_R_BUTTON# 3
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

KBC5_TDATA 4
KBC5_TCLK 5
6
7
MNT1
8. Block Diagram and Schematic

8 SW1
MNT2
nfi
SKQGAB
R275 0 1 3
3708-002402 T_L_BUTTON#
2 4
P5.0V
3
3404-001052
2 1
BAV99LT1
D12
nostuff
Co
B B
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 49 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
STATUS LED ADAPTERIN/CHARGING LED
un al
P3.3V
LED1
LTST-C193TBKT-AC
ms nti
R261 1K
KBC3_NUMLED# 1% BSS84
2

P3.3V_MICOM Q34 LED6


LTST-C195KGJRKT
C R273 475 1% 1 G 3
C

3
2

D
S
LED2 2 R 4

1
G
R274 10K 1%
LTST-C193TBKT-AC KBC3_LED_ACIN#
R262 1K BSS84
KBC3_CAPSLED# 1%
P3.3V_MICOM Q33
2

1
Sa de
R268 1K 1%

3
2
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

D
S
1
G
R267 10K 1%
LED3 KBC3_LED_CHARGE#
LTST-C193TBKT-AC
8. Block Diagram and Schematic

R263
nfi
1K
KBC3_SCLED# 1%
2

P3.3V_AUX
LED4 U17
5 7SZ14
LTST-C193TBKT-AC
KBC3_LED_POWER# 2 + 4 R271 1K 1% 1 2
R264 1K -
CHP3_SATALED# 1% 3
2

1
LED7
R272 LTST-C193TBKT-AC
1M
1%
Co
LED5
LTST-C193TBKT-AC
B C271 B
R265 1K 1000nF
WLON_LED# 1% 6.3V

1
A A
SAMSUNG
ELECTRONICS

8-50
4 3 2 1
SRP Sheet Number: 50 of 56
8-51
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
g
un al
LID_SWITCH
ms nti
C C
P3.3V_MICOM P3.3V_MICOM
R515
Sa de
U3 20K
A3212ELH/HED55XXU12 1%
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

1
C521 SUPPLY
2
1000nF-X5R
3
OUTPUT LID3_SWITCH#
6.3V GND
8. Block Diagram and Schematic

1009-001010
nfi
Co
B B
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 51 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
DDR2 Power
D D
nostuff
AUX5_PWRGD R176 0
g
0 R178
CHP3_SLPS4#
nostuff
0 R177
un al
KBC3_PWRON
P5.0V_AUX
R158 C177
20K 1nF
P1.8V_AUX VDC P5.0V_AUX 1% 50V VDC
nostuff
R159 nostuff

1
R182 R181 R603 100K R157
10 715K 10 1% 470K C662 EC511
ms nti
C663

3
5% 1% U8 1nF 4700nF-X5R 15uF
D510 25V
50V
SC486IMLTRT BAT54A 25V
R601

2
G_DDR 11 7
C VTTEN PGD 10 C
3
VDDQS
2 1
TON EN_PSV
6 C634
FB R602
8 100nF
REF 3.3 D1 5 6 P1.8V_AUX
C198 9
COMP BST
24 D2
1000nF 10 Q519-2
6.3V VTTS 25V
5 G
AP4232GM L510
VCCA
Sa de
4 23 4 S
3 3.9uH
VSSA DH
21 R599 13K R600 5.11K (321 ~ 359KHz)
ILIM
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

C197 C635 15
VTT_1 LX
22 1% 1% SIQ1048-3R9
G_DDR D1 7 8
1nF 1000nF 14
VTT_2 D2
50V 6.3V
C175 Q519-1 EC5 EC8
1nF P1.8V_AUX 13 19 G 220uF 330uF
VTTIN_1 DL AP4232GM
8. Block Diagram and Schematic

50V
12 20 2 S
1 2.5V 2.5V
nostuff VTTIN_2 VDDP AD AL
nfi
G_DDR G_DDR G_DDR C632 17 18 2402-001168
1000nF PGND_2 PGND_1 C633 15mohm
R156 6.3V 16
PGND_3 THERM
25
1000nF
C631
10 6.3V 1nF
nostuff
50V
1203-003765
MEM1_VREF nostuff
P0.9V
R573
10 R155 0
5%
C174
C593 1nF
Co
1000nF 50V
6.3V nostuff nostuff
B B
D10
MMBD4148
P0.9V G_DDR G_DDR 1 3
1K R180 0
1% R179 CHP3_SLPS4#
C194 C195
10000nF-X5R 10000nF-X5R
C196
1nF
6.3V 6.3V
2203-006890
50V
R221 0
AUX5_PWRGD
G_DDR nostuff
INSTPAR
SHORT502
G_DDR
A A
SAMSUNG
ELECTRONICS

8-52
4 3 2 1
SRP Sheet Number: 52 of 56
8-53
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
CHIPSET POWER(P1.5V_AUX & P1.05V)
D D
g
VDC P5.0V_AUX VDC
un al
C778 C247 C749 C703 EC512
C700 C750 100nF
4700nF-X5R 4700nF-X5R 1nF 4700nF-X5R 15uF
1nF 10V 25V
25V 25V 50V 25V
50V
nostuff 3
2 1
ms nti
D11
BAT54A C217
C246
C214 C216 10000nF-X5R 100nF
Q517-2 100nF 10000nF-X5R 6.3V
10V
C 6 5 D1 AP4232GM 10V
6.3V U507 2203-006890 D1 5 6 C
(3A) P1.5V
D2 D2
2203-006890
SC415MLTRT P1.05V (6.5A)
L506 C702 G_P1.05V C248 L507
3.9uH
G
100nF 3 16 100nF Q520-2 G
S 4 G_P1.05V VDD1 VDD2
25V AP4232GM 4 S 2.2uH
SIQ1048-3R9 3 25V 3 SIQ1048-2R2
R661 3.3 2 17 R204 3.3
BST1 BST2
24 19
8 7 D1 DH1 DH2 D1 7 8
R716D2 1 18 R717
Sa de
LX1 LX2 D2
10 4 15 10
EC508 DL1 DL2 EC6
G Q517-1 R662 20K 23 20 R241 20K Q520-1 G
330uF
ILIM1 ILIM2
- This Document can not be used without Samsung's authorization -

220uF
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

1 S 2 AP4232GM 1% 1% AP4232GM 2 S
1 2.5V
2.5V 8 11 C705 AL
AD FB1 FB2 2402-001168
2409-001159 C754 C659 7
VOUT1 VOUT2
12 1nF C755 0.015OHM
0.035OHM nostuff 0.47nF 1nF 50V 0.47nF nostuff
C621
nostuff C620 C660 R635 nostuff
8. Block Diagram and Schematic

50V 50V 5 14 R637 C622 50V


1nF 20K EN1 EN2 100nF
nfi
100nF 22 21 3.01K 4.7nF 10V nostuff
nostuff 50V 1% PGD1 PGD2
10V 6 13 1% 25V
SS1 SS2
10
RDSon Max = 30mohm TON
C213 9
RTN PAD
25 C661 nostuff RDSon Max = 30mohm
G_P1.05V 10nF 10nF G_P1.05V
R595 25V 25V
R636
20K 1203-004685
7.5K
1% 1%
G_P1.05V G_P1.05V G_P1.05V
G_P1.05V
nostuff G_P1.05V
Co
VDC
P1.5V R200
B 0 B
KBC3_PWRON R199
0 KBC3_PWRON
Bottom of MCH Bottom of ICH R201
10K C219 R203
C745 C746 1% 100nF 20K
22000nF-X5R 22000nF-X5R 1%
10V
20% 20% R198
6.3V 6.3V
1M KBC3_VRON
1%
G_P1.05V C218 R202
100nF 1K
For PI C215 10V nostuff
1nF
P3.3V 50V
G_P1.05V
R240 G_P1.05V
2K
1%
VCCP3_PWRGD
SHORT4
A R1608-SHORT A
G_P1.05V
SAMSUNG
ELECTRONICS

N120
4 3 2
COM-22C-015(1996.6.5) REV. 3 D:/59/Winchester2/20090302/Winchester2_MAIN/design_blocks/PWR_MV_Cantiga_Int
SRP Sheet Number: 53 of 56
N120
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
CHARGER & POWER MANAGEMENT
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
VDC_ADPT
D1
B340A nostuff VDC
J500 1 2
JACK-DC-POWER-3P
Q1-2
D 2 AP4957AGM D
D2

D2
5 6

3 R19 0.033 1 8
3

1
D1 7

4 S1 D1
1W 2 7
D1

nostuff
S

MNT1 B1 C1 1% S2 D2
C2 R4 C8 R5 EC500 3 6
4

MNT2 C509 C508 C510 S3 D3


G

HU-1M2012-121JT 100nF
C751 4 5 C752
25V
10nF
25V
100K 1000nF
25V
300K R518 R519 68uF 4700nF-X5R 4700nF-X5R100nF G D4
3722-002191 1% 1% 2.2 22 25V 25V 25V 25V
1nF 1nF
AL 50V 50V
Q3
Q1-1 P3.3V_MICOM AO4435L
R3 AP4957AGM R6 C527 100nF
100K 43.2K
g
1% 1% 25V
R8
10K BGATE
EMI 3 D
un al
G
C22 1
100nF 2 S Q2
25V RHU002N06
VCHG=12.597V ADT3_SEL#
IPRECHG=0.27A
ICHG=1.38A FOR 2000mAh Q5 D 3
R70 R7
ms nti
ICHG=2.56A FOR 4000mAh BSS84 0 0
G
1 S
2 nostuff nostuff
Q502-2 D1 5 6 HU-1M2012-121JT To enhance
C AP4232GM R509 C
B501 DMB performance (060310)
D2
G
L501 0.02
8.2uH 1W 3711-006037
4 S
3 PCMB063T-8R2MS 1%
5
VREF BGATE VDC_ADPT VDC C58 D1 7 8 HU-1M2012-121JT 4

4700nF-X5R

4700nF-X5R
4700nF-X5R
R21 R20

4700nF-X5R
100nF D2
B500 3
25V 10 10 R53 R54 2
Sa de
nostuff

100nF 25V
D3 G
BAT54A
10 10 1
R29 R59 R525 R523 2 S
1 1% 1%
- This Document can not be used without Samsung's authorization -

25V
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

300K 300K BATT-CONN-5P

25V

25V

25V
470K
200K 300K
1% 1% 1% 1% G_CHG C511 C27 J503

2
1nF 1nF
15.15V@1.264V 50V 50V C57
C59 100nF
8. Block Diagram and Schematic

R28 R58 R524

R510

C534
C533

C532

C531

C530
10nF 10V
nfi
150K 30.1K 16V 27.4K C28 B2
1% 1% 1% 1000nF U4 BLM18PG181SN1

1
25V ISL6256AHRZ-T Q502-1
19 20 AP4232GM BAT3_DETECT#
CSIP CSIN
C29
G_CHG G_CHG 18 17 0.1nF
G_CHG SGATE BGATE
25
DCIN C56 50V
B3
(1.26V) 27 100nF BLM18PG181SN1
ACSET
28 R23 25V
DCSET
14 3.3
BAT3_SMDATA#
C528 BOOT
1000nF UGATE
15 C30
G_CHG R521 5.1 13 16 0.1nF
25V
VDDP PHASE 50V
Co
1% 26 12 B4
VDD LGATE
11 BLM18PG181SN1
PGND VREF ( 2.39V )
B 7
CHLIM BAT3_SMCLK# B
9 21
VADJ CSOP
R30 8
ACLIM CSON
22 C31
10K 5 0.1nF
ICM 50V
1% 6
VREF
1
VREF VREF EN
Q6 3
RHU002N06
D 3 2
ICOMP CELLS
R55 4 10 R526
R31 10K VCOMP GND
KBC3_PRECHG
G
R25 R26 100 C61 1K
P3.3V_MICOM
1 24.3K 150K 1% 23 29 1%
10nF ACPRN THERM
R60 S 2 1% C60 16V
24
DCPRN KBC3_CHGEN
475K R56 0.1% 6.8nF
1% 100K 50V 1203-004471 C529
1%

BAV99LT1

BAV99LT1
R24 R27 R57 R522 1nF

2
C62 50V
nostuff 200K 47K 100nF 10K 0
1% 25V
1% nostuff
G_CHG G_CHG 0.1%

3
D4

D5
G_CHG
Q7 D 3

1
RHU002N06 G_CHG G_CHG G_CHG G_CHG G_CHG P3.3V_MICOM G_CHG G_CHG
R62 10K G
KBC3_CHG2000
1 R22
S 2 30.1K R520
R61 1% 20K
475K 1%
BAT3_SMDATA# R63 100 1%
KBC3_SMDATA#
1%
nostuff G_CHG ADT3_SEL# R64 100 1%
A (ACTIVE LOW)
BAT3_SMCLK# KBC3_SMCLK# A
D 3
G_CHG Q4 SHORT501
KBC3_RX_CHG4.2V
R136 10K 1% G
1
RHU002N06 INSTPAR SAMSUNG
S 2 ELECTRONICS
G_CHG
G_CHG

8-54
4 3 2 1
COM-22C-015(1996.6.5) REV. 3 D:/59/Winchester2/20090302/Winchester2_MAIN/design_blocks/PWR_MV_Charger_Isl6256a
SRP Sheet Number: 54 of 56
8-55
4 3 2 1
SAMSUNG PROPRIETARY
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
D D
WLAN, 5.2mm
g
P3.3V
un al
P3.3V P3.3V
R648
10K
1%
J511 P3.3V P3.3V
MINICARD-52P
ms nti
1 2
WAKE* P3.3V_1
3 4
RSVD_1 GND_1
5 6
RSVD_2 P1.5V_1 C188 C201
C MIN3_CLKREQ# 7
CLKREQ* SIM_VCC_C1
8 10000nF
C185 C781 10000nF
C184 C
9 10 100nF 100nF 100nF
GND_2 SIM_DATAIO_C7 6.3V 6.3V
11 12
CLK1_MINIPCIE# 13
REFCLK- SIM_CLK_C3
14
CLK1_MINIPCIE 15
REFCLK+ SIM_RESET_C2
16
GND_3 SIM_VPP_C6
C680
0.012nF 17 18
SIM_RSVD_C8 GND_4
50V 19 20
SIM_RSVD_C4 W_DISABLE* KBC3_RFOFF#
Sa de
21 22
23
GND_5 PERST*
24 PLT3_RST#
PEX1_MINIRXN1 PERN0 P3.3V_AUX
- This Document can not be used without Samsung's authorization -
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

25 26
PEX1_MINIRXP1 27
PERP0 GND_6
28
GND_7 P1.5V_2
29 30
GND_8 SMB_CLK
31 32
PEX1_MINITXN1 PETN0 SMB_DATA
8. Block Diagram and Schematic

33 34
PEX1_MINITXP1 PETP0 GND_9
nfi
35 36
37
GND_10 USB_D-
38 USB3_MINIPCIE1- Mini PCI Express Card WLON_LED#
39
RSVD_11 USB_D+
40
USB3_MINIPCIE1+
RSVD_12 GND_11 30.00 mm
41 42 D 3
RSVD_13 LED_WWAN* Q14
43 44
RSVD_14 LED_WLAN* RHU002N06
45 46 G
47
RSVD_15 LED_WPAN*
48
KBC3_RFOFF#

50.95 mm

48.05 mm
RSVD_16 P1.5V_3 1
49 50 Top
RSVD_17 GND_12
S 2
51 52
RSVD_18 P3.3V_2
Pin 1
53
MNT1
54
MNT2
Co
Odd Pins : Top side
Even Pins : Bottom Side
B 3709-001470 B
PEM for Half length card
M505 M502 M503
HEAD HEAD HEAD
DIA DIA DIA
LENGTH LENGTH LENGTH
BA61-01102A|screw-118-1_b BA61-01102A|screw-118-1_b BA61-01102A|screw-118-1_b
A A
SAMSUNG
ELECTRONICS

N120
4 3 2 1
SRP Sheet Number: 55 of 56
4 3 2 1
SAMSUNG PROPRIETARY

N120
THIS DOCUMENT CONTAINS CONFIDENTIAL
PROPRIETARY INFORMATION THAT IS
SAMSUNG ELECTRONICS CO’S PROPERTY.
DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS
EXCEPT AS AUTHORIZED BY SAMSUNG.
SATA I/F CONN
D D
g
un al
SATA HDD CONN
ms nti
JHDD500
HDD-22P-SMD
C S1
C
GND1
S2
SAT1_HDD_TXP S3
TX+
SAT1_HDD_TXN TX-
SIGNAL

S4
GND2
S5
SAT1_HDD_RXN S6
RX-
SAT1_HDD_RXP S7
RX+
GND3
Sa de
P1
P3.3V 3.3V_1
P2
3.3V_2
P3
3.3V_3
P4
GND4
P5
C551 GND5
C554 C552 P6
- This Document can not be used without Samsung's authorization -

10000nF GND6
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -

P7
nfi
1nF 100nF

POWER
6.3V 5V_1
50V 10V P8
5V_2
P9
5V_3
nostuff P10
GND7
8. Block Diagram and Schematic

P11
RESERVE
P12
P5.0V GND8
P13
12V_1
P14
12V_2
P15
12V_3
C553 C550 C565 C566 C555 M1
100nF 10000nF 10000nF MNT1
100nF 100nF M2
10V 6.3V 6.3V MNT2
Co
10V 10V
nostuff
B 3710-002736 B
A A
SAMSUNG
ELECTRONICS
4 3 2 1
SRP Sheet Number: 56 of 56

8-56
03/02/109

N120
19:39:52 Index_Page 1
Sheet1 --------------- Root[sheet1] Sheet51 --------------- LID_Switch[sheet1]
Sheet2 --------------- Root[sheet2] Sheet52 --------------- PWR_Memory[sheet1]
Sheet3 --------------- Root[sheet3] Sheet53 --------------- PWR_MV_Cantiga_Int[sheet1]
Sheet4 --------------- Root[sheet4] Sheet54 --------------- PWR_MV_Charger_Isl6256a[sheet1]
Sheet5 --------------- Root[sheet5] Sheet55 --------------- Mini_PCIE_Conn[sheet1]
Sheet6 --------------- Root[sheet6] Sheet56 --------------- SATA_IF_Conn[sheet1]
Sheet7 --------------- Root[sheet7]
Sheet8 --------------- Root[sheet8]
Sheet9 --------------- Root[sheet9]
Sheet10 --------------- Root[sheet10]
Sheet11 --------------- Root[sheet11]
Sheet12 --------------- Root[sheet12]
Sheet13 --------------- Root[sheet13]
Sheet14 --------------- Root[sheet14]
Sheet15 --------------- Root[sheet15]
Sheet16 --------------- Root[sheet16]
Sheet17 --------------- Root[sheet17]
Co
Sheet18 --------------- Root[sheet18]
Sheet19 --------------- Root[sheet19]
Sheet20 --------------- Root[sheet20]
Sheet21 --------------- Root[sheet21]
Sheet22 --------------- Root[sheet22]
Sheet23 --------------- Root[sheet23]
nfi
8. Block Diagram and Schematic

Sheet24 --------------- Root[sheet24]


Sheet25 --------------- Root[sheet25]
- 이 문서는 삼성전자의 기술 자산으로 승인자만이 사용할 수 있습니다 -
- This Document can not be used without Samsung's authorization -

Sheet26 --------------- Root[sheet26]


Sa de
Sheet27 --------------- Root[sheet27]
Sheet28 --------------- Root[sheet28]
Sheet29 --------------- Root[sheet29]
Sheet30 --------------- Root[sheet30]
Sheet31 --------------- Root[sheet31]
Sheet32 --------------- Root[sheet32]
ms nti
Sheet33 --------------- Root[sheet33]
Sheet34 --------------- Root[sheet34]
Sheet35 --------------- Root[sheet35]
Sheet36 --------------- Root[sheet36]
un al
Sheet37 --------------- CK_Clock_505M_Int[sheet1]
Sheet38 --------------- Thermal_Sensor_SMSC_Emc2102[sheet1]
g
Sheet39 --------------- SODIMM_DDR2[sheet1]
Sheet40 --------------- SPI_BIOS_ROM_16Mbit[sheet1]
Sheet41 --------------- PCIE_HSDPA[sheet1]
Sheet42 --------------- MICOM_Renesas2110_100p[sheet1]
Sheet43 --------------- USB_IF_Conn[sheet1]
Sheet44 --------------- USB_IF_Devices[sheet1]
Sheet45 --------------- Other_Debug_80[sheet1]
Sheet46 --------------- Graphics_IF_CRT[sheet1]
Sheet47 --------------- MIO_Switch[sheet1]
Sheet48 --------------- KBD_IF_Conn[sheet1]
Sheet49 --------------- Touchpad_IF_Conn[sheet1]
Sheet50 --------------- LED_Switch_Blue[sheet1]

8-57

You might also like