ICAppliuations Lahoraton

Experiment no. : 7

VERIFICATION OF 4 BIT DAC USING OP AMP

AIM: To design 4- bit Digital to Analog Converter for required step size.

APPARATUS:
1. Op-amp IC741 INo.
2. Resistors(R) 10 K 4 No.
2R 20K Q 6 No.

3. Potentiometer INo.
4. Multimeter

CIRCUIT DIAGRAM:
XR Nodefn-1), Node(n-2) Node 0
w MSB LSB
R 2R R R R R
w w*
2R 2R 2R 2R 2R

MSB LS8

Fig. 7.1 A 4- Bit DAC using R-2R Ladder network

THEORY
A Digital-to-Analog Converter is used when a Binary output from a digital system
must be converted to some cquivalent Analog voltage or Current. The Binary output
from a digital system is difficult to interpret. However a DAC makes the
interpretation casier. The function of DAC is exactly opposite to that of ADC.
Advantages: 1) It is simpler in construction when compared to ADC 2) It can be used
to form the ADC.
Types of D/A Converters:
There are two types of DACs available
1. D/A converter with Binary -weighted Resistors
2. D/A converter with R and 2R resistors.

MVGR College Of Engineering(A) Department Of ECE 48

 ICApplications I.uborator

i.e.. A D/A converter in its simplest form uses an op-amp and either binary weigncu
resistors or R and 2R resistors.
D/A converter with Binary -weighted Resistors
The schematic ofa DAC is shown in Fig.7.2. The input is an n-bit binary word D and

IS combined with a reference volage Vr lo give an analog output signal. The oulput
of a DAC can be cither
voltage or current. Theory o/p voltage
a

Vo= K Vrs (b12-+b:2* +bn2") --1

Where Vo= output voltage
VFS = full scale output voltage

K =
scaling factor usualy adjusted to unity
bib.bn=n-bit binary fractional word with the decimal point located at the left
bi = most significant bit (MSB) with a weight of Vrs/2

by=least significant bit (LSB) with a weight of Vrs/2"

VR

(MSB) lo
Binary
b Vo
ba O-- DAC
Word B bn- O--
bn
(LSB)
Fig.7.2 Schematic ofa DAC

OPERATION:
D/A converter with R and 2R
Fig7.1 shows D/A converter with R and 2R resistors. As before, the binary inputs are
simulated by switches bo through b3 and the output is proportional to the binary
inputs. Binary inputs can be in either the high (+5v) or low (0v) state. Assume that the
most significant bit (MSB) switch b3 is connected to +5V and other switches are
connected to ground, as in Fig.7.1.
Thevenizing the circuit to the left of switch b3 .Thevenin's equivalent resistance RTH
S

RTH =

H[(2R 2R +R) | 2R]+R}|| 2R]+R

= 2R= 20KQ

MVGR College Of Engineering(A) Department Of ECE 49

 C Applications Laoratory

The resulhant circuit is shown in Fig8.3.

R,=20KN

ISV

RIIF2R

V.
ZR
R 10KQ2

15V

+5V

Circuit when bas is high and bo,bi.bz are low

Fig.8.3 Equivalent
In this Fig. the (-) input is at virtual ground (V2 £0V); therefore ., the current through
5V
However, the through 2R connected to +5V is
RTH 2R) is zero current
20KN
0.25mA .The same current flows through Rr and in tum produces the output voltage
V-(20kQ) (0.25mA)= - 5V

Using the same analysis, the output voltage corresponding to all possible
combinations of binary inputs can be calculated. The maximum or full -scale output
of-9.375 V is obtained when all the inputs are high .The output voltage equation can

be written as

b3 bl b2, b0)
V-R34R
V.--
8R 16R 2R
Where cach of the inputs b3, b2, bl and b0 may be either high(+5V) or low (0V)
The great advantage of the D/A Converter of Fig8.2 is that it requires only two

sets of precision resistance values; nevertheless, it requires more resistors and is also

more difficult to analyze than the binary -weighted resistor type.

As the number of binary inputs is increased beyond four, both D/A converter
circuit get complex and their accuracy degenerates. Therefore, in critical applications
an integrated circuit specially designed as D/A converter should be used.

PROCEDURE:
AhoLn in
(onnet
(cnreu +h l h a , 1,

MVGR College Of Engineering(A) Department OfECE 50

 IC Applications laboratory

qvound hak hnen

6v lo 11
D
Combinaho ns o h om
! k Omn
LI
ob op
OBSERVATIONS:
as
can be written
OUTPUT EQUATION: The output voltage cquation

v.=-Reb3 , b2, b, -
100 b
V.-RF2R 4R 8R 16R 2 yule
low (OV)
bl and b0 may be either high(+5V) or
Where each of the inputs b3, b2,

S. Digital Analog Output

No Inputs
b b bi bo Theoretical| Practical
0 0 00 -0:0 Input
L5
0 0 01-062K 0

0 10-p 2 30 -0.625 v
4 0 01 ,s 200
0 1 00-2S -55 -1.875 V

6 0 1 01-3:12 3.125 V
7 0|10-:1
8 0 1|1|1-. 2 S
9 1 0 0 050
10 10 01 5 6)5 5 69 -8.875 V

1
0-6:25 6:3H -9.375V
12 Output-Vo

13 0 2-5 Output Versus Inputs

14 | L 0 1 - 12S - 8.2
15 1110 s{Ar
161 1 1 -93

CALCULATIONS:
Vo R ICe

B3 B 3, B
O VOD
o 0:6a1 B3 B Vo
O S (
25
6-2
O

MVGR College Of EngineernglA),n.c Department Of ECE. ST

T O
- 3