Professional Documents
Culture Documents
Hytera PD60X VHF&Um Service Manual R5.6
Hytera PD60X VHF&Um Service Manual R5.6
Hytera PD60X VHF&Um Service Manual R5.6
Preface
This manual describes the information related to the product repair. It is intended for use by qualified
technicians only. To repair the product properly, please read this manual carefully before repairing.
The product described in this manual may include the Company’s computer programs stored in memory
or other media. Laws in PRC and/or other countries or areas protect the exclusive rights of the Company
with respect to its computer programs. The purchase of this product shall not be deemed to grant, either
directly or by implication, any rights to the purchaser regarding the Company’s computer programs. Any
of the Company’s computer programs may not be copied, modified, distributed, decompiled, or
reverse-engineered in any manner without the prior written consent of the Company.
The AMBE+2TM voice coding technology embodied in this product is protected by intellectual property
rights including patent rights, copyrights and trade secrets of Digital Voice Systems, Inc. This voice
coding technology is licensed solely for use within this product. The user of this technology is explicitly
prohibited from attempting to decompile, reverse engineer, or disassemble the Object Code or in any
other way convert the Object Code into a human-readable format.
U.S. Patent No: #6,912,495 B2, #6,199,037 B1, #5,870,405, #5,826,222, #5,754,974, #5,701,390,
#5,715,365, #5,649,050, #5,630,011, #5,581,656, #5,517,511, #5,491,772, #5,247,579, #5,226,084 and
#5,195,166.
Disclaimer
The Company endeavors to achieve the accuracy and completeness of this manual, but no warranty of
accuracy or reliability is given. All the specifications and designs are subject to change without notice
due to continuous technology development. No part of this manual may be copied, modified, translated,
or distributed in any manner without the express written permission of us.
We do not guarantee, for any particular purpose, the accuracy, validity, timeliness, legitimacy or
completeness of the Third Party products and contents involved in this manual.
If you have any suggestions or would like to learn more details, please visit our website at:
http://www.hytera.com.
Documentation Information
Conventions
Instructional Conventions
Icon Description
Tip Indicates information that can help you make better use of your product.
Note Indicates references that can further describe the related topics.
Caution Indicates situations that could cause data loss or equipment damage.
Danger Indicates situations that could cause major personal injury or even death.
Notational Conventions
Convention Description
The quotation marks enclose the name of a software interface element. For
“”
example, click “OK”.
The text in boldface denotes the name of a hardware button. For example, press the
Bold
PTT key.
The symbol directs you to access a multi-level menu. For example, to select “New”
->
from the “File” menu, we will describe it as follows: “File -> New”.
Revision History
Version Release Date Description
Um
VHF (136-174MHz)
VHF (136-174MHz) Product Controls
Content
1. Product Controls .................................................................................................................................. 1
2. Disassembly and Assembly ................................................................................................................ 2
3. Exploded View and Packaging Guide ................................................................................................ 4
3.1 Exploded View .................................................................................................................................. 4
3.2 Packaging Guide .............................................................................................................................. 6
4. Specifications......................................................................................................... 7
4.1 Specifications.................................................................................................................................... 7
5. Circuit Description ............................................................................................................................... 9
5.1 Baseband Section............................................................................................................................. 9
5.1.1 Power Supply Module ............................................................................................................ 9
5.1.2 Control Module ..................................................................................................................... 10
5.1.3 Audio Module ........................................................................................................................ 17
5.2 RF Section ...................................................................................................................................... 18
5.2.1 Transmitter Circuit ................................................................................................................ 18
5.2.2 Receiver Circuit .................................................................................................................... 19
5.2.3 FGU ...................................................................................................................................... 21
6. Troubleshooting Flow Chart ............................................................................................................. 23
6.1 Control Circuit ................................................................................................................................. 23
6.2 Receiver Circuit .............................................................................................................................. 25
6.3 Transmitter Circuit .......................................................................................................................... 26
6.4 FGU ................................................................................................................................................ 29
7. Interface Definition ............................................................................................................................. 31
7.1 J5002: 13PIN Interface ................................................................................................................... 31
7.2 Definition of Accessory Identifier .................................................................................................... 31
8. Tuning Descriptions........................................................................................................................... 32
8.1 Required Test Instruments ............................................................................................................. 32
8.2 Tuning Procedures ......................................................................................................................... 32
8.2.1 Tuning a Radio ..................................................................................................................... 32
8.2.2 Test a Radio.......................................................................................................................... 35
9. PCB View ............................................................................................................................................. 36
9.1 Main Board ..................................................................................................................................... 36
9.2 PTT FPC ......................................................................................................................................... 38
9.3 13PIN FPC ...................................................................................................................................... 40
10. Block Diagram .................................................................................................................................. 42
11. Schematic Diagram .......................................................................................................................... 46
12. Part List ............................................................................................................................................. 62
12.1 Main Board ................................................................................................................................... 62
12.2 Semi-finished PTT Key FPC ........................................................................................................ 72
i
VHF (136-174MHz) Product Controls
ii
VHF (136-174MHz) Product Controls
1. Product Controls
6 Antenna 12 Battery
1
VHF (136-174MHz) Disassembly and Assembly
Caution
Please position the waterproof ring properly during reassembly.
After UHassembl\, please check the waterproof performance of the radio using the specific
waterproof test instrument VSHFLILHGE\ the Company.
Step 2 DHWDFK the antenna,DQGGLVDVVHPEOHWKH Channel Selector Knob and Power On-Off/Volume
Control Knob as shown below.
Step 3 Loosen the six screws fixing the front caseDQGDOXPLQXPFKDVVLV as shown below.
2
VHF (136-174MHz) Disassembly and Assembly
Step 4 Loosen the three screws fixing the main PCB, DQGGLVDVVHPEOHthe nutVIRU fixing the
Channel Selector Knob and the Power On-Off/Volume Control Knob as shown below.
3
VHF (136-174MHz) Exploded View and Packaging Guide
PartV list:
No. Part No. Description Qty. No. Part No. Description Qty.
1 7102006000500 Machine screw 2 27 7206002500400 Nut for volume switch 1
6100527100000 Waterproof ring for machine
2 2 28 6002026000000 Rear cover 1
screw
3 6002025000000 Front case 1 29 1300PD6800040 Semi-finished 13pin FPC 1
4 7400530000000 Waterproof MIC net 1 30 7400609000000 Earpiece PC sheet 1
7400329000000 Self-tapping Vcrew
5 MIC pad 1 31 7101904020200 1
(second version)
7101904020200 Self-tapping Screw (second
6 2 32 7102006000500 Machine screw 4
version)
7 6100970000000 Main waterproof ring 1 33 7500716000000 20P connector pad 1
6100111000010 Double-faced adhesive
8 Silicone rubber MIC cover 1 34 7500721000000 1
tape for earpiece
5002270000040 Waterproof ring for
9 Microphone 1 35 6100527100000 4
machine screw
10 7500356000000 Rubber 1 36 7101904020310 Self-tapping Screw 2
4323030000030 Earpiece aluminum cover
11 Wave band switch 1 37 6300238000000 (sand-blasted, chrome 1
plated)
12 6100334000000 Waterproof O-RING 2 38 7102005000600 Machine screw 4
6002028000000 Waterproof ring for
13 PTT key cover 2 39 6100527100000 4
machine screw
7102004000800 Aluminum chassis
14 Machine screw 1 40 6300228000000 (sand-blasted, chrome 1
plated)
15 6002027000000 PTT support 2 41 7500717000000 Motor PORON 1
16 6100968000000 PTT key (silicone rubber) 1 42 6203424000000 Motor fixing sheet 1
7300118000000 Self-tapping Vcrew
17 Metal dome for PTT key 1 43 7101904020200 3
(second version)
18 1300PD6800050 Semi-finished PTT key FPC 1 44 4323020000070 Volume switch 1
19 5402000000150 Motor 1 45 7500715000000 Amplifier heat sink pad 1
4
VHF (136-174MHz) Exploded View and Packaging Guide
Note
Parts that are not marked with Part Number may vary with the frequency band.
5
VHF (136-174MHz) Exploded View and Packaging Guide
6
VHF (136-174MHz) Specifications and Blind Spots
4. Specifications
4.1 Specifications
General
Frequency Range 136MHz-174MHz
Channel Capacity 32
Receiver
Analog
Digital: 0.3μV/BER5%
TIA-603: 60dB@12.5kHz/70dB@20&25kHz
Adjacent Channel Selectivity
ETSI: 60dB@12.5kHz/70dB@20&25kHz
TIA-603: 70dB@12.5/20/25kHz
Intermodulation
ETSI: 65dB@12.5/20/25kHz
7
VHF (136-174MHz) Specifications and Blind Spots
ETSI: 70dB@12.5/20/25kHz
Blocking 84dB
Transmitter
-36dBm<1GHz
Conducted/Radiated Emission
-30dBm>1GHz
±2.5kHz@12.5kHz
Modulation Limiting ±4.0kHz@20kHz
±5.0kHz@25kHz
40dB@12.5kHz
FM Noise 43dB@20NHz
45dB@25kHz
All Specifications are tested according to applicable standards, and subject to change without notice due
to continuous development.
8
VHF (136-174MHz) Circuit Description
5. Circuit Description
5.1 Baseband Section
5.1.1 Power Supply Module
Diagram of Power Control
1.5A@7.4V,4.2W RF PA
RD07MUS2B
88mA@Po=0.5W
PVDD 4.5V~14V
3V3D,7mA(typ) DVDD 2.7V~3.6V AF PA(MAX9768B)
30mA/3V3A_FGU
VCO/Buffer
7.8mA@RX,3V3A_RX
LNA/IF-AMP FGU/RX/TX
LDO 5V
50mA,70dB,30uVrms 5VA_TX 30mA
TX
0.1mA/3V3D_RF
DVDD 4.5V-5V-5.5V(5V Supply) 2.7V-3V-3.3V(3 Supply)
1mA/5VA_FGU DAC(TLV5604)
No load,run clk:: Slow1.4mA/Fast 3.5mA(5V) Slow1mA/Fast 3mA(3V)
7mA(typ.)/3V3A_RX
AVDD(2.6V~5.5V,3.0V typ.)
3V3D_RF
IF(AD9864)
DVDD(2.6V~5.5V,3.0V typ.)
3V3DRF
LDO 3V3 150mA LDO1
3V3A_RX 5mA/1V8D
LDO 3V3 150mA DVDD 1.65V-1.8V-1.95V Digital core
1mA/3V3D IOVDD 2V- 3.6V(MCLK=100M) I/O
2V- 3.6V(MCLK=50M)
2V5 /division 1.1V-2.5V External
VREF 2.3V-2.5V-2.7V Pro=2.5V SAR ADC reference voltage
1.25V Pro=1.25V
Vbat/2 VBAT 0.5V-6V Battery monitor input
LDO 3V3
Codec(TLV320AIC29IRGZR)
3V3A 17mA/3V3A AVDD1 3V-3.3V-3.6V Audio ADC,DAC,Reference,SAR ADC
150mA,70dB,30uVrms
AVDD2 3V-3.3V-3.6V PLL analog
BVDD 3V-4.2V Battery power supply
DRVDD 3V-3.3V-3.6V Headphone driver
ADP2370ACPZ 3V6D
Buck DC to DC 800mA
7mA/3V3D
3V3D_Ext
Vcc 3.3V/1.26mA,0.35mA/0.75mA RGB LED
LDO 3V3 150mA 3V3D_GPS
0.3mA/3V3D
DVDDI/O(1.71V~3.6V)
Main Accelerometer(MMA7660F
7.4V Battery C)
AVDD(2.4V-2.8V-3.6V)
40mA/3V3D
Vin_3V3 (3.15V-3.45V)
10uA /3V3D_GPS_RTC
GPS
LDO 3V3 50mA V_RTC( 2.5V-3.6V)
Power On/Off
9
VHF (136-174MHz) Circuit Description
When the Power On-Off/Volume Control Nnob is on, Power_En is at high level, and the radio powers
up. After power-on, Pwr_Hold goes to high level, and Pwr_Key_Det goes to low level.
During power-off, Power_En is at low level, while Pwr_Key_Det is at high level. The system detects
power-off procedure via Pwr_Key_Det and implements the power-off procedure. Pwr_Hold goes to low
level and the power is cut off.
Power Protection
Power protection includes over-current, reverse-voltage and ESD protection.
Power Consumption Control
OMAP can control and configure the power supply and working mode of the peripheral modules (RF
section and baseband section) via the I/O interface and serial bus, so as to reduce power consumption.
10
VHF (136-174MHz) Circuit Description
11
VHF (136-174MHz) Circuit Description
PLL
SKY72310
IF processor DAC RF Unit
AD9864 TLV5614 TX、 RX CTRL
SI McBSP2 SPI SSI
McBSP2 TX
SPI(CS2)
McBSP2
IO CTRL
MCSI1
S
Vbat/2 AUX MCSI1 McBSP2 SPI
McBSP
GPIO IF
ADC 2 M
Vol E Data x16
NOR Flash
Audio Codec 128 Mb
TLV320AIC29 McBSP1(IIS) McBSP1
IIS DSP
Heads
TMS320C55x F
Int MIC
et SPI IF
Driver M
E
Mobile SDRAM
McBSP3 Data x16
128 Mb
JTA JTAG
MCLK G
19.2MHz OMAP5912
19.2MHz 19.2MHz
CLK VCTCXO
BCLK
19.2MHz 32K 32.768kHz 32.768kHz
Crystal
Battery
HDQ Authentication
C
II Accelerometer
PWM0/
IIC MMA7660FC
PWT
MPU
uWIRE ARM926EJ-S
UART2 GPS
APA
MAX9768B
USB/UART1 IF UART3
Int
SPK
USB
Ext Ext CPS
MIC SPK Download
13Pin Connector
External Memory
OMAP5912 provides two types of external memory interfaces: external memory interface slow (EMIFS)
and external memory interface fast (EMIFF).
12
VHF (136-174MHz) Circuit Description
SDRAM.D0:
DQ0:DQ15 FLASH.D0: D0:D15
SDRAM.D15
FLASH.D15
CLK SDRAM.CLK
CKE SDRAM.CKE
EMIFS
EMIFS can support 16-bit external device width, and provides four chip-selects CS0-CS3 each of which
can support up to 64MB bytes of addressable memory. A number of different memory types can be
connected to EMIFS, such as NAND Flash, NOR Flash, SRAM and so on.
EMIFF
EMIFF can support 16-bit external device width, and memories namely SDRAM, mobile SDRAM and
mobile DDR can connect with it.
Clock
Baseband Clock includes 2 input clocks and 1 output clock.
13
VHF (136-174MHz) Circuit Description
Input Clock
32K Clock X1001: It is also called “sleep clock” and is mainly used for system timing and sleeping.
The frequency of 32K clock is 32.768 kHz, which is divided by 32768 into 1Hz without frequency
division error. It is used for seconds counting of real-time clock. PD6XX provides 32kHz clock via
internal oscillatorWKXVLW does not support real-time clock.
System Clock: It is mainly used for providing input clock for APLL and DPLL. ULPD supports 12MHz,
13MHz and 19.2MHz clock inputting. In PD6XX, PLL chip, IF processor chip AD9864 and OMAP
share one 19.2MHz clock. DPLL changes the input clocks into clocks with higher frequency and
provides them IRU OMAP core and external equipments on chips.
Output Clock
nRst_Out Flash
PsRAM
RESET IC PWR-RESET OMAP5912
Codec_nRst
CODEC
SPI
OMAP5912 has one SPI, which has four chip selects for connecting four external SPI components.
7KHDvailable SPI signals are SPI.DOUT, SPI.DIN, SPI.CLK and SPI.CS. The system uses SPIF.CS2 to
select the IF processor AD9864, to configure register of AD9864.
14
VHF (136-174MHz) Circuit Description
MCBSP
OMAP5912 provides 3 MCBSP interfaces: MCBSP1, MCBSP2 and MCBSP3. MCBSP1 is connected to
the I2S interface of the audio codec, to realize two-way transmission of digital voice and data. MCBSP2
uses independent clock and frame synchronization for transmission and reception. AD9864 SSI is
connected to the RX end of OMAP5912 MCBSP2. AD9864 works in master mode, while DSP works in
slave mode. DAC is connected to the TX end of MCBSP2, and DSP works in master mode. MCBSP3 is
connected to the interface for option board. The connection of MCBSP is shown below.
CODEC MCBSP1.DX(H18)
IIS_DO IIS_DI MCBSP1.DR (H20)
IIS_WCLK MCBSP1.CLKX(G21)
IIS_BCLK MCBSP1.FSX(H15)
MCBSP3.CLKX(P14)
MCBSP3.FSX (P18)
MCBSP3.DR (AA17)
MCBSP3.DX (W14)
AD9864 FS
DOUT
USB
OMAP5912 provides three USB interfaces, one of which integrates USB transceiver. The integrated
USB transceiver is connected to the accessory connector, and is used for programPH downloading and
data applying.
15
VHF (136-174MHz) Circuit Description
U1002
OMAP5912 Cable
USB_DN(R8) D+
USB_DP(P9) D- PC
I2C
OMAP5912 provides one I2C interface, and supports a communication rate up to 400Kbps. OMAP5912
I2C is used for connecting to the acceleration sensor and works in the slave mode. The connection of
I2C is shown below.
MICROWIRE
OMAP5912 provides a MICROWIRE. The four chip select signals can drive four external components.
MICROWIRE is used to configure the audio codec and read the value of its register. It uses the chip
select 3. The connection is shown below.
OMAP5912 TLV320AIC29IRG
UWIRE.SDO(H19) SDO
UWIRE.SCLK(J15) SCLK
UWIRE.SDI(J14) SDI
TX OMAP5912
MCSI1
OMAP5912 provides two MCSI interfaces. MCSI1 is used for PLL configuration and data transmission.
The connection of MCSI1 is shown below.
16
VHF (136-174MHz) Circuit Description
CS MCSI1.SYNC(W8)
SKY72310 SCK MCSI1.CLK(M15)
Data MCSI1.DOUT(W14)
U1002
OMAP5912
DSP processes digital signal (LQFOXGLQJaudio signal encoding/decoding, digital signal decoding, and digital audio
signal processing). AD9864 converts and processes the RF IF signal, and sends the undemodulated
serial digital signal to the DSP for processing. Then TLV5614 converts the digital signal output by DSP to
analog signal.
IIS
SSI
OMAP5912
TLV320AIC29
McBSP2
APA
MAX9768
AD9864
Speaker
SPI(CS2) SPI
signal. )LQDOO\ in the RF module, the signal isPRGXODWHGDQGDPSOLILHGDQGWKHQLWLV sent out from the antenna.
The RF signal received by the RF module is converted to digital signal by ADC (AD9864), and is then
sent to DSP for demodulation and processing. Then the digital signal is sent to the digital audio
processor of the codec for digital audio processing, and is then converted into analog audio signal by
DAC of the codec. Finally the signal is amplified by the external audio amplifier (MAX9768) to drive the
speaker.
UWIRE.SCLK
UWIRE.CS3
UWIRE.SDO
UWIRE.SDI
RF TX
OMAP5912
MIC
MIC Input Gain: MCLK TLV5604
20dB
TX DAC
MCBSP1.DR
MCBSP2.DX DIN
MCBSP1.FSX
MCBSP1.DX
MCBSP2.DR DOUTA
MCBSP1.CLKX
RF RX
Speaker
Output
Audio Amplifier
Main parameters of MAX9768 are listed in the table below:
Rated Power (Po) 0.5W R L =20 Ω
Maximum Power (Pmax) 1.3W R L =20 Ω
5.2 RF Section
5.2.1 Transmitter Circuit
The transmitter circuit is mainly composed of:
18
VHF (136-174MHz) Circuit Description
ANT
Drive-stage Final-stage
Pre-driver1 Gain:14dB Gain:10dB
Gain:18dB Po(max):29dBm Po(max):38.5dBm Tx/Rx Switch
Po(-1dB):15.5dBm static Id:120mA static Id:200mA
Microstrip
static Ic:25mA PI MATCH S21:-0.2dB
ATT:-10dB Matcher
S21: < -
1 2 S21: < -
0.5dB
0.5dB
TV/APC
Gate voltage control
I/V
convertor
RX/TX RX/TX LPF Subtracter
VCO Buffer VCO Amplifier
TV/APC DAC
OMAP MCBSP2
TLV5614 TX_VCO Sampling
resistor
APC
MODULE
BATT+
Step 1 In this circuit, the signal passes through a π-type attenuator first, allowing FHUWDLQ isolation
between the RF power amplifier circuit and TX VCO.
Step 2 After that, the signal goes to the driver amplifier (RD01) for IXUWKHU power amplification, WRSURYLGH
DSSURSULDWHDPSOLFDWLRQVLJQDOWRWKHILQDOVWDJHDPSOLILHU5'IRUILQDOSRZHUDPSOLILFDWLRQ.
Step 3 After DPSOLILHG by multiple amplifiers, the signal ZLOOSDVVWKURXJK a microstrip matcher to
complete output impedance matching, so as to reduce output power loss due to impedance mismatch.
Step 4 Finally, the signal passes through the TX/RX switch and goes to the low-pass filter.
Low-pass Filter Circuit (for suppressing harmonics)
The low-pass filter for suppressing harmonics is a high-order (OOLSWLFfilter composed of lumped-parameter
inductors and capacitors. Via this filter, the spurious signal within the stop band can be attenuated as
much as possible while the in-band ripple is within the required range.
Auto Power Control Circuit
In the auto power control and temperature detection circuit, the drain current from the driver amplifier
and final-stage amplifier is converted to voltage via the sampling resistor and subtraction circuit
(composed of the first operational amplifier).
This voltage is compared with the APC control voltage (output by DAC) at the second operational
amplifier. Then the error voltage, which is output by the second operational amplifier, controls TX power
by controlling the FRPSHQVDWHGJDWHbias voltage of the amplifiersQDPHO\the driver amplifier and the
final-stage amplifier.
19
VHF (136-174MHz) Circuit Description
RX
VCO
ANT
Tx/Rx Switch
P i A ttenuator
2
S21:-0.2dB
TV/APC
1
4CH DAC
TLV5614 LPF
S21:< -0.8dB
BW(-3dB):570MHZ
Stop band attenuation :-54dBc
MCBSP2
S21:12dB
NF:< 3dB
Stop band attenuation(-2&IF1st) :-80dBc
I/Q singal IIP3:> 5dBm
OMAP AD9864 1 2
Receiver Front-end
The HF signal from the low-pass filter passes through the electrically tunable ILUVWVWDJHband-pass filter controlled
via APC/TV1 level, to remove out-of-band interference signal and to send wanted band-pass signal to
the low-noise amplifier (Q6005). The amplified signal goes to a VHFRQGVWDJHband-pass filter ZKLFKLVDOVR
controlled via $3&TV1 level, to remove out-of-band interference signal generated during amplification,
and to send wanted HF signal to the mixer.
The wanted signal passes through the RF band-pass filter and low-noise amplifier and goes to the mixer
(D6009). Meanwhile, the first local oscillator (LO) signal generated by VCO passes through the low-pass
filter and also goes to the mixer (D6009). In the mixer, the wanted signal and the first LO signal are
mixed to generate the first IF signal (44.85MHz). Then the signal passes through the frequency selection
network composed of LC, to suppress carriers other than the first IF signal, and to increase the isolation
between the mixer and the IF filter. After that, the first IF signal is processed by the crystal filter (Z6001),
and is sent to the two-stage IF amplifier circuit (composed of PBR941) for amplification. Then the
amplified signal goes to the IF processor AD9864 (U6001) for processing.
20
VHF (136-174MHz) Circuit Description
Receiver Back-end
The first IF signal (44.85MHz) output by the IF amplifier goes into AD9864 (U6001) via Pin 47, where the
signal is converted to the second IF signal (2.25MHz). Then the signal is converted to digital signal via
ADC sampling, and output via the SSI interface. Finally, the digital signal is sent to the DSP (OMAP5912)
for demodulation.
AD9864 employs reference frequency of 19.2MHz and shares the crystal with OMAP. The second LO
VCO comprises an oscillator, a varactor and some other components, to provide the LO signal
(47.1/42.6MHz). The 18MHz clock frequency is generated by the LC resonance loop.
5.2.3 FGU
The FGU is composed of VCO and PLL. It is the core module of the whole TX-RX system. This circuit
provides accurate carrier frequency during transmission, and stable LO signal during reception. It has a
direct influence on the performance of the system.
21
VHF (136-174MHz) Circuit Description
MOD1
VCO_L
136-174MHz
TX RX/TX RX/TX LPF
OSC
VCO Buffer VCO Amplifier
BPF
LPF 272MHz-437.7MHz
MCBSP2
Frequency
Synthesizer
Adapt CV
OP
SW SW CV OUT
CV READ CTRL
Adapt
Control
OMAP
22
VHF (136-174MHz) Troubleshooting Flow Chart
Yes Yes
The product powers The RF circuit is The control circuit
on normally?[1] normal?[2] is normal.
No
LED works normally? Replace LED
Yes
No
No
19.2MHz crystal Check U2013,
3V3D is normal?
oscillator is normal?[3] U309
Yes
Yes
Reset
No
Check the power-on
1V3D is normal?
circuit and U2014
Yes
No
1V8D is normal? Check U305
Yes
Completed
23
VHF (136-174MHz) Troubleshooting Flow Chart
[1] After the radio powers on, the LED indicator and alert tone works properly.
[2] The RF power supply outputs normally, and the RX channel is on.
24
VHF (136-174MHz) Troubleshooting Flow Chart
Yes Yes
Yes
No
The static working Check Q6006,
point of Q6006/Q6007 Q6007
is normal?[4]
Yes
Yes
No
LNA_Out outputs Check Q6005 and
normally?[8] front-end RF circuit
Yes
Yes Yes
Yes
Yes
Completed
25
VHF (136-174MHz) Troubleshooting Flow Chart
[2] Output voltage by U302 PIN5 or input voltage by Q6004 PIN4 is about 3.3V.
[3] Vgs: about 0.1V; Vsd: about 3.3V (in the case of no signal reception).
[4] For Q6006, Vbe: about 0.76V; Vce: about 0.95V; for Q6007, Vbe: about 0.7V; Vce: 0.85V (in the case
of no signal reception).
[5] Cut off the front-end circuit, and input a 44.85MHz IF signal at C6009 to test IF sensitivity. Normally,
the IF sensitivity is -109dBm.
[8] Input a -30dBm RF signal and test at RP1. Normally, gain>10dB, output signal>-20dBm.
[9] Input a -30dBm RF signal and test at C6092 (do not cut off the back-end circuit). Normally, gain>1dB,
output signal>-29dBm.
[11] For input of -80dBm signal from L6028, gain>25dB, output signal>-55dBm; for input of -30dBm
signal, output signal>-20dBm.
[12] The input signal, with standard tuning information (AF=1KHz,FM=3KHz), is -47dBm.
26
VHF (136-174MHz) Troubleshooting Flow Chart
No power
output
Yes
No TX_En No
5VA_TX 3.3V
is normal?[5] is normal?[5]
Yes
Yes
Replace Q7001
and U7001
No Yes
Power is normal?[6] Completed
Yes Yes
No
Power is normal? Completed
Yes
No Yes
Power is normal? Completed
No Yes
Yes Power is normal? Completed
Yes No Yes
Power is normal? Completed
Yes No Yes
Power is normal? Completed
27
VHF (136-174MHz) Troubleshooting Flow Chart
[2] For low power, VGG: 1.8–2.1V; for high power, VGG: 2.4–2.8V.
[3] For low power, TV/APC: 1-1.3V; for high power, TV/APC: 1.8-2.1V.
[7] Start-up voltage of D7001: about 0.7V. The low-pass coil must be soldered appropriately and remain
in good condition. The spring plate for the antenna must well fit the antenna connector.
[9] Vdd: about 7.3V; for low power, Vgg: 1-1.2V; for high power, Vgg: 1.35-1.55V.
[10] Vdd: about 7.3V; for low power, Vgg: 1.8-2.1V; for high power, Vgg: 2.4-2.8V.
[11] Vc: about 4.8V; Vb: about 1.4V; Ve: about 1.1V.
[12] Vc: about 4.7V; Vb: about 0.7V; Ve: 0V. Start-up voltage of D9007: about 0.7V.
28
VHF (136-174MHz) Troubleshooting Flow Chart
6.4 FGU
FGU check
Yes
No Yes No
Q8002/Q8003 is Q8004/Q8008 is Replace
VCO oscillates?
normal?[1] normal?[2] Q8004/Q8008
No Yes
Yes Check
Replace Q8004/Q8008 and
Q8002/Q8003 peripheral
components
No No
L8018/L8045 is Replace
CV is normal?[3]
normal?[4] L8018/L8045
Yes
Yes
No Q8007 is No
Replace Q8007 Feedback is Check feedback
normal?[5] output? circuit
Yes
Yes
Yes
Yes
Sky 72310 clock is
Completed
normal?[6]
No
[1] During transmission, output voltage by Q8002 PIN3: about 3.3V. During reception, output voltage by
Q8003 PIN3: about 3.3V.
29
VHF (136-174MHz) Troubleshooting Flow Chart
[2] During transmission, voltage at Q8004 E: about 1.8V. During reception, voltage at Q8008 E: about
1.8V.
[3] The CV value varies with frequencies. Generally, it is within the range 0.5-4.5V.
30
VHF (136-174MHz) Interface Definition
7. Interface Definition
7.1 J5002: 13PIN Interface
Signal IO Specification Description
Earpiece Load: 410Ω±5%, audio power W ≤ 30mw,
Audio 8.4V max Max. voltage Vrms=3±0.5V(the voltage difference
EXT-SPKP/N between SPK- and SPK+)
Out 0.5A max
Remote speaker microphone: 16Ω speaker, rated
power=0.5W, Max. power=1.2W (differential output)
2.5V
EXT_MICP/N Audio In Voltage 2.5V, external MIC gain=-42±2dB (3V, 2.2k)
3 mA max
3V3D_Ext Power 3.3V+/-2% Output DC power supply, Imax=100mA
GND / / Ground (digital signal)
3.3V (interface
Acce_Sel1 In Common detection port 1
level)
Acce_Sel2 In 3.3V pull-up Common detection port 2
Acce_Sel3 I/O 3.3V pull-up Common monitoring port 3
EXT_PTT In 3.3V pull-up TX control (valid at low level)
Output pin for TD synchronous signal in DMR TD
TD_SYN Out 3.3V pull-up
testing
USB_DP/N I/O / USB data cable
7.2 Definition of Accessory Identifier
Acce_Sel3 Acce_Sel2 Acce_Sel1 Definition Note
0 0 0 Reserved /
0 0 1 Reserved /
USB master mode for the
0 1 0 /
radio
Use external MIC and
external speaker channel.
0 1 1 For earpiece
SPK_Sel(MPUIO12) is
set to 0.
1 0 0 For Modem /
Use external MIC and
For remote speaker external speaker channel.
1 0 1
microphone SPK_Sel(MPUIO12) is
set to 0.
Programming cable/USB
1 1 0 /
slave mode for the radio
1 1 1 No accessory /
31
VHF (136-174MHz) Tuning Descriptions
8. Tuning Descriptions
8.1 Required Test Instruments
Radio test sets: Aeroflex 3920 and HP8921
Multimeter
Tuner software
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
2. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
“Reference Oscillator Warp” from the navigation tree on the left. Then
Reference Oscillator
click the “Transmit On” button.
Warp
3. Observe the frequency displayed on HP8921, and adjust the vernier until
the frequency offset is less than or equals to 40Hz.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
2. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
“Transmit Power Calibration” from the navigation tree on the left. Then
Transmit Power
select an appropriate channel.
Calibration
32
VHF (136-174MHz) Tuning Descriptions
H:4.7±0.1W
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
IF Filter: 230kHz
De-Emphasis: OFF
Transmit-to-Deviation
3. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
“Transmit-to-Deviation” from the navigation tree on the left. Then click the
“Transmit On” button.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
IF Filter: 230kHz
De-Emphasis: OFF
Modulation Balance
3. Open the Tuner software, go to “TUNER_DATA -> TX” and double click
“Modulation Balance” from the navigation tree on the left. Then select an
appropriate channel.
5. Adjust the value in the dialog box until the frequency deviation displayed
on HP8921 is 4.93k±50Hz.
6. Press the Enter key on the keyboard to confirm your settings if the value
is input via the keyboard. If the value is adjusted via the vernier, skip this
33
VHF (136-174MHz) Tuning Descriptions
step.
RX Section
2. Connect the Audio Out port of the radio with the Audio In port of HP8921,
and set HP8921 to RX test mode.
De-Emphasis: 750 us
4. Observe the value displayed on the HP8921 and adjust the vernier until
Front-end Filter
the SINAD value is more than 14dB.
6. Observe the value displayed on the HP8921 and adjust the vernier until
the SINAD value is less than 14dB.
7. Press the Enter key on the keyboard to confirm your settings if the value
is input via the keyboard. If the value is adjusted via the vernier, skip this
step.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to RX test mode.
34
VHF (136-174MHz) Tuning Descriptions
Step 2 Select the channel to be tested and select “High Power” in the “Parameter”.
STD IB 511(153)
Frequency Error≤100Hz
FSK Error≤5%
Magnitude Error≤1%
Receiving
Step 1 Open the Tuner software and go to “TEST -> RX”, and double click “Receiver BER (0.153)”
from the navigation tree on the left to open Receiver BER (0.153) interface.
STD IB 511(.153)
Lvl: -116.0dBm
35
9. PCB View
9.1 Main Board
36
37
9.2 PTT FPC
38
39
9.3 13PIN FPC
40
41
VHF (136-174MHz) Block Diagram
IF Processor
RX Switch
ADC9864
Baseband Power Supply
CODE
OMAP FGU
TLV320AIC29IRGZ
MIC SPK
TX
SDRAM Flash
42
VHF (136-174MHz) Block Diagram
OSC
VCO Buffer VCO Amplifier
BPF
LPF 272MHz-437.7MHz
MCBSP2
Frequency
Synthesizer
Adapt CV
OP
SW SW CV OUT
CV READ CTRL
Adapt
Control
OMAP
Tx/Rx Switch
P i A ttenuator
2
S21:-0.2dB
TV/APC
1
4CH DAC
TLV5614 LPF
S21:< -0.8dB
BW(-3dB):570MHZ
Stop band attenuation :-54dBc
MCBSP2
S21:12dB
NF:< 3dB
Stop band attenuation(-2&IF1st) :-80dBc
I/Q singal IIP3:> 5dBm
OMAP AD9864 1 2
43
VHF (136-174MHz) Block Diagram
ANT
Drive-stage Final-stage
Pre-driver1 Gain:14dB Gain:10dB
Gain:18dB Po(max):29dBm Po(max):38.5dBm Tx/Rx Switch
Po(-1dB):15.5dBm static Id:120mA static Id:200mA
Microstrip
static Ic:25mA PI MATCH S21:-0.2dB
ATT:-10dB Matcher
S21: < -
1 2 S21: < -
0.5dB
0.5dB
I/V
convertor
RX/TX RX/TX LPF Subtracter
VCO Buffer VCO Amplifier
DAC
OMAP MCBSP2
TLV5614 TX_VCO Sampling
resistor
APC
MODULE
BATT+
BB System
PLL
SKY72310
IF Processor
DAC
TLV5614IPW RF Unit
AD9864 TX、 RX、 CTRL
SPI SSI SSI
Power、 IO CTRL
McBSP2_TX
McBSP2 RX
SPI(CS1 )
SPI(CS2)
S
MCSI1
IF
SPI McBSP2 GPIOs
M
Headset Audio Codec
Driver TLV320AIC29IRGZ
E
Nor FLASH and PsRAM
IIS McBSP1 Datax16 128MBit+32MBit
Mic
DSP F
F
I
S29GL128S10GHIV20
MCLK
SPI BELL
TMS320C55x M
AMP
E Speed:96MHz(ma
x) Mobile SDRAM
McBSP3 Datax16 128Mb:8Mx16
W987D6HBGX6I
JTAG JTAG
MCLK19.2MHz OMAP5912 19.2M TCXO
CLK DSA321SDA
32.768KHz SSP-T7-F
Audio PA
MAX9786
PWM0/PWT MPU
CS3
ARM926EJ-S
uWire
GPIOs KEY
MPUIOs IF USB IF
USB
Option KEY LEDUser Program
Detect
SW update
Acc_Sel
Ext_PTT
MIC Int_PTT
SPEAKER
Power System
44
VHF (136-174MHz) Block Diagram
RF PA 7.4V
RD07MUS2B
AF PA 7.4V
TDA2822D
VCO
U304
XC6204F502PR 3V3A_RX_RF
RX
5VA_TX
TX
VCCdigital:Digital supply,2.7V-3V-3.3V
U306
XC6204F502PR 5VA_FGU VCCxtal : Crystal oscillator ECL/CML, 2.7V-3V-3.3V;
U302
3V3A_RX
Vref DAC(TLV5604)
RP102N331B
VDDF Positive supply for ADC back end
Analog Voltage
VDDA Positive supply for ADC front end
2.7V-3V-3.6V
IF(AD9864)
Interface Voltage
VDDL Positive supply for LO synthesizer
1.8V-3.6V
U2013
3V6D
VDDD Positive supply for Internal Digital
ADP2370ACPZ-R7 VDDC
Digital Voltage
2.7V-3V-3.6V
Positive supply for Clk synthesizer
U301
RP102N331B 3V3A DVDD 1.65V-1.8V-1.95V Digital Core
2V- 3.6V(MCLK=100M)
IOVDD
2V- 3.6V(MCLK=50M) I/O
1.1V-2.5V External
VREF
2.3V-2.5V-2.7V Pro=2.5V 1.25V Pro=1.25V SAR ADC reference voltage
VBAT 0.5V-6V Battery monitor input
Codec(TLV320AIC29IRGZR)
AVDD1 3V-3.3V-3.6V Audio ADC\DAC\Reference\SAR ADC
U303
3V3A_FGU
VDDQ 1.7V-1.8V-1.95V Operation Mode
RP102N331B
SDRAM
RESET OMAP5912ZZG
CVDD core logic and low voltage sections of I/O
BATT CVDDA
CVDDDLL
1.525V-1.6V-1.65V
1.525V-1.6V-1.65V
APLL provide 48MHz to peripherals
(DDR)SDRAM timing
7.4V
VCC
LED\PTT\SW_CHANEL\ACCEL
45
5 4 3 2 1
OMAP-CORE 电路
16FKHPDWLF'LDJUDP
D D
SSP-T7-F
4 3
1 2 C1002
X1001 NC
C1001 C1003 OMAP_19.2M 16
C1004 L1001
20pF 20pF
AA13
470nH
Y13
V13
P13
C1005 C1006
W3
Y2
1000pF
270pF 330pF
OSC32K_OUT
OSC1_OUT
VSS20
OSC32K_IN
CLK32K_IN
OSC1_IN
1V3D
A15
CVDD-1 M2
CVDD-2 Y9
CVDD-3 Y20
CVDD-4 AA3
CVDD1 A3 1V3D 1V3D
CVDD2-1 1V3D
A9
CVDD2-2 E2
CVDD2-3 C1007 C1008
U20 C1009 C1010 C1011 C1012
MPU_RST 4.7uF 4.7uF
B13 0.22uF 0.1uF 0.1uF 0.1uF
R12 CVDD3-1 B20
7 nRst PWRON_RESET CVDD3-2 J21
CVDD3-3
C 11,5 nRst_Out
AA20
RST_OUT/GPIO41 CVDD3-4
R20
1V3D
C
C1013 W12
CVDDRTC 1V3D
0.01uF R1002 10
A11 C1016 C1017 C1018 C1019
CVDDDLL 0.22uF 0.1uF 0.1uF 0.1uF
C1014 C1015
10 V5 0.22uF 1uF
Codec_19.2M MCLK/GPIO24
R1004 10
11 Y15 Y21
GPS_En BCLK/GPIO17 CVDDA 1V8D
C1022 C1023
R13
CLK32K_OUT/GPIO36/MPUIO0/UART1-TX 1uF
0.22uF C1025 C1026 C1027
Y4 0.22uF 3900pF 270pF
SYS_CLK_IN/UART2.BCLK 3V3D
A19
DVDD1-1 E21
DVDD1-2 L1002
AA2 2 1
DVDD2 Y7 3V3D
DVDD3 C1028
1V8D
0.1uF
A5
3V3D DVDD4-1 C1030 C1031 C1032 C1033 C1034
A7
DVDD4-2 0.22uF 3900pF 270pF 3900pF 3900pF
Y12 B10
RTC_ON_NOFF DVDD4-3 B14 L1003
DVDD4-4 3V3D_Flash 2 1
J20
MPU_BOOT C2 C1029
W19 DVDD5-1 H2 0.1uF
BFAIL/EXT_FIQ/UART3.CTS DVDD5-2 3V3D_Flash
R1
DVDD5-3 3V3D
B P12
VSS19
DVDD6
DVDD7
AA11
Y16 2
L1004
1
C1036
0.22uF B
L21
DVDD8 C1035
V18 U21
CONF DVDD9 0.1uF
V12
DVDDRTC
J1
LDO.FILTER
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
C1037 C1038
1uF 3300pF
U1002C
A13
A21
B1
B5
B7
B16
F20
G1
K2
K20
N1
R21
U2
W20
Y3
AA1
AA7
AA21
OMAP5912ZZG-1
A A
D D
U1002D
OMAP5912ZZG-1
3V3D
P3 8
GPIO5/FLASH.CS2U Pwr_Key_Det
10 Codec_nRst A17
GPIO34/LCD.P13 Y5 R1038
GPIO7/UART2.RCV Pwr_Hold 8
B17 10k
Opt_GPIO2 GPIO32/LCD.P11 Y8
C17 GPIO8/TRST
7 TX_En GPIO31/LCD.P10 Y1 11
GPIO16/FLASH.CS1U Acce_Sel3
8 DC2DC_Ctrl D16
GPIO30/LCD.P9 R10
C1024 GPIO23/MCLKREQ Ext_Pwr_En 7
D17
Opt_GPIO1 GPIO29/LCD.P8
1000pF
10 Codec_Tone M18
GPIO50/PWT/TIMER.PWM0
C1039
3900pF
13,12 G20
RX_En GPIO62/MCBSP1.CLKS
C R1006 1k
N14 AA15
CH1 8
C
VCO_L_En SPIF.CS0/UART3.TX/MCBSP3.CLKX/GPIO45 GPIO39/UART1-IRSHDN
VCO_H_En R1007 1k W15 8
2LO_En GPIO40/BCLKREQ CH2
14 Temp_Det
P15 P11 8
C1040 C1041 C1042 C1043 C1044 GPIO44/uWIRE.CS3 GPIO55/MMC.CMD CH4
L15 V15 8
1000pF 1000pF 1000pF 1000pF 1000pF GPIO38/CAM.HS GPIO56/MCSI1.DIN CH8
J18 V11 11
GPIO35/CAM.D7/UWIRE.CS0 GPIO57/MMC.CLK Ext_PTT
G13 R11 TD_Syn 11
GPIO33/LCD.P12 GPIO58
16 FL_Fastlock_Ctrl G19 L14 LCD_BL_Ctrl 11
GPIO28/KB.C5 GPIO49/PWL/TIMER.PWM1
3V3D 16 M14 V19 KB_BL_En 11
PLL_LD GPIO2 MPUIO1/uWIRE.SCLK
C1045
N15
1000pF MPUIO2/SPIF.CS1/uWIRE.CS1
V8 Motor_En 11
R1031 R1035 10k MPUIO3/MMC2.DAT1
3V3D M19
GPIO37/CAM.RSTZ T20
1k MPUIO5/LOW_PWR/UART3.RTS Red_LED_En 8
11 M20
Acce_Sel2 GPIO15/TIMER.PWM2 W11 Green_LED_En 8
N21 MPUIO9/MPUIO6
11 Acce_Sel1 GPIO14/LCD.RED0 V10 4
MPUIO10/MPUIO7 Opt_GPIO3
7 N20
1_Wire GPIO11/HDQ W10 4
MPUIO11 Opt_GPIO4
P19
GPIO6/MCSI1.DIN/TIMER.EVENT3
B 8 Int_PTT
P20
GPIO4/SPIF.DIN/TIMER.EVENT4
MPUIO12/CAM.D0
L19
SPK_Sel 9 B
GPIO55/RTC_WAKE_INT
L18 Amp_En 9
C1046 P18 MPUIO14/CAM.VS
GPIO38/UART1-IRSEL
R1008 GPIO3/MCBSP3.FSX/LED1
10k
MPUIO5/MPUIO12
330pF R18
GPIO35/LCD.P14
GPIO0/USB.VBUS
GPIO2/LCD.P15
R19 R1009 1k RX_TX_LO
GPIO1/UART3.RTS
19 GPS_1PPS N19
R1010 GPIO13/LCD.BLUE0 Pre_Fastlock_Ctrl 16
C1047 C1048
10k
R1037 R1036
10k 10k 1000pF 1000pF
W5
W13
R14
C16
D15
A A
D
U1002A
OMAP5912ZZG-1
Flash_A[1..24] U1003 D
SDRAM_A[0..12]
SDRAM_A0 A2 J8 Flash_A1 nLCD_CS 11 Flash_A1 G1
1V8D SDRAM.A0 FLASH.A1 nLCD_CS A0
L1005 SDRAM_A1 B2 D3 Flash_A2 Flash_A2 F1
SDRAM.A1 FLASH.A2 nFlash_WE 11 A1
BLM15PD121SN1 SDRAM_A2 B6 C1 Flash_A3 nFlash_WE Flash_A3 E1 J2 Flash_D0
SDRAM.A2 FLASH.A3 nFlash_OE 11 A2 DQ0
1 2 SDRAM_A3 A1 E4 Flash_A4 nFlash_OE Flash_A4 D1 G3 Flash_D1
SDRAM_A4 G10 SDRAM.A3 FLASH.A4 D2 Flash_A5 Flash_A1 Flash_A5 F2 A3 DQ1 K3 Flash_D2
C1053 SDRAM.A4 FLASH.A5 Flash_A1 11 A4 DQ2
C1049 C1050 C1051 C1052 SDRAM_A5 B9 F4 Flash_A6 Flash_A6 E2 H4 Flash_D3
SDRAM_A6 G12 SDRAM.A5 FLASH.A6 E3 Flash_A7 Flash_D0 Flash_A7 D2 A5 DQ3 H5 Flash_D4
SDRAM.A6 FLASH.A7 Flash_D0 11 A6 DQ4
0.1uF 0.1uF 1000pF 1000pF 1uF SDRAM_A7 G11 J7 Flash_A8 Flash_A8 C2 K6 Flash_D5
SDRAM.A7 FLASH.A8 Flash_D1 11 A7 DQ5
SDRAM_A8 G9 F3 Flash_A9 Flash_D1 Flash_A9 C6 G6 Flash_D6
SDRAM_A9 B12 SDRAM.A8 FLASH.A9 G4 Flash_A10 Flash_D2 Flash_A10 E6 A8 DQ6 J7 Flash_D7
SDRAM.A9 FLASH.A10 Flash_D2 11 A9 DQ7
SDRAM_A10 B8 G3 Flash_A11 Flash_A11 F6 K2 Flash_D8
SDRAM.A10 FLASH.A11 Flash_D3 11 A10 DQ8
SDRAM_A11 H10 G2 Flash_A12 Flash_D3 Flash_A12 C7 H3 Flash_D9
U1001 SDRAM.A11 FLASH.A12 A11 DQ9
SDRAM_A12 H9 K8 Flash_A13 Flash_D4 11 Flash_A13 D7 J3 Flash_D10
SDRAM.A12 FLASH.A13 Flash_D4 A12 DQ10
W987D6HBGX6I H11 H4 Flash_A14 Flash_A14 E7 K4 Flash_D11
D3
C7
E7
A9
B3
A7
J9
VSSQD7
VSSQA3
VSSQB7
VSSE3
VSSJ1
Flash_D[0..15]
1V8D 3V3D_Flash
R1016 NC 3V3D_Flash
3V3D
C1056
C1081 C1055
R1017 0
0.22uF 0.22uF 1uF
A A
D
10k 10k 10k 10k 10k
D
G18 11
KP.R0/MPUIO8 KB_R0
12 T19 F19 11
AD9864_SPI_CS SPIF.CS2/MPUIO4/uWIRE.CS2/LED2 KP.R1/MPUIO9 KB_R1
12 U19 H14 11
AD9864_SPI_SCK SPIF.SCK/MPUIO1 KP.R2/MPUIO10 KB_R2
12 W21 E20 11
AD9864_SPI_DO SPIF.DOUT/GPIO46/uWIRE.SDO KP.R3/MPUIO13 KB_R3
U18 E19 11
12 AD9864_SPI_DIN SPIF.DIN/GPIO47/uWIRE.SDI KP.R4/MPUIO15 KB_R4
C1057 C1058 C1059
F18 KB_C0 11
R1019 100 M15 KB.C0/MPUIO0 D20
16 PLL_Clk MCSI1.CLK/GPIO7 KB.C1/MPUIO6 KB_C1 11
16 R1020 100 W8 D19 KB_C2 11
PLL_CS R1021 100 W14 MCSI1.SYNC/GPIO9 KB.C2/GPIO61 E18
16 PLL_Data MCSI1.DOUT/GPIO18 KB.C3/GPIO63 KB_C3 11
C21 KB_C4 11
KB.C4/GPIO27
C1060 C1061 C1062
R1039 100
V6
H15 UART2.TX/GPIO17 R9 GPS_UART2_TX 19
10 Codec_SSI_Wclk MCBSP1.FSX/GPIO53 UART2.RX/GPIO18 GPS_UART2_RX 19
10 R1023 100 G21
Codec_SSI_Bclk MCBSP1.CLKX/GPIO54
10 H18 C1068
Codec_SSI_DO MCBSP1.DX/GPIO52
10 H20 C1067
Codec_SSI_DI MCBSP1.DR/GPIO51 Y10
C1069 C1070 C1071 C1072 C1073 GPIO27/MCSI2.CLK W9 1000pF
GPIO25/MCSI2.DOUT 1000pF
V9
1000pF 1000pF 1000pF 1000pF 1000pF GPIO7/MCSI2.SYNC AA9
GPIO26/MCSI2.DIN
R1024 100
16 Y6 K18
DAC_MCBSP2_Clk MCBSP2.CLKX/GPIO20 UART3.TX/GPIO32 Opt-UART3-TX
16 W7 K14
DAC_MCBSP2_FSX MCBSP2.FSX/GPIO21 UART3.RTS/GPIO29 Opt-UART3-RTS
16 P10 K15
DAC_MCBSP2_DX MCBSP2.DX/GPIO22 UART3.CTS/GPIO30 Opt-UART3-CTS
R1033 100 V7 K19
8 AD9864_MCBSP2_CLK MCBSP2.CLKR/GPIO11 UART3.RX/GPIO31 Opt-UART3-RX
W6
8 AD9864_MCBSP2_FS MCBSP2.FSR/GPIO12
AA5
8 AD9864_MCBSP2_DR MCBSP2.DR/GPIO19 TD1005 TD1006 TD1007 TD1008
C1074 C1075 C1076 C1077
EMU1 EMU0 TCK RTCK
47pF 47pF 47pF 47pF
1
B EMU1
W17
V16
EMU1
EMU0
B
EMU0 W18 TCK
N18 TCK Y17 RTCK
11 Opt_MCBSP3_FSX MCBSP3.FSX/GPIO12/TIMER.EXTCLK RTCK
11 W16 AA19 TDO
Opt_MCBSP3_Clkx MCBSP3.CLKX/GPIO42 TDO
11 P14 Y19 TDI
Opt_MCBSP3_DX MCBSP3.DX/GPIO43/MCSI1.CLK TDI
11 AA17 V17 TMS
Opt_MCBSP3_DR MCBSP3.DR/MCSI1.SYNC TMS Y18 nTRST
TRST
1
R1032
W4
LCD.PCLK
USB.PUEN 1.5k
R1028
LCD.HS
LCD.AC
LCD.VS
LCD.P0
LCD.P1
LCD.P2
LCD.P3
LCD.P4
LCD.P5
LCD.P6
LCD.P7
NC1
NC2
R1030
R1029
15k
D18
B21
C19
G14
H13
A20
B19
C18
B15
C20
C15
B18
L1
E5
U1002B 15k
OMAP5912ZZG-1
A A
Rev: A01
47
File No.: <orgaddr2>
1
5 1 2 1 2 C2037 R2010
4
2.5A-32V NC 100k
D
3
2
R2037
U2003 L2003
5VA_FGU D
1_Wire 4
1 C2007 C2008 C2009 C2010 C2011 XC6204F502PR BLM15PD121SN1
100 C2012
5.6pF 100pF 0.1uF 100pF 4.7uF-16V 4 5 1 2
1
0.1uF Vin Vout
D2001
pd_700_batb D2002 C2013 2
Vss C2014
PESD5V0S1UB C2015 C2016
PESD12VS1UB
1uF-16V
3 1 2.2uF 0.1uF 0.1uF
2
CE Nc
3V3A_RX C2017
L2005 U2005
RP102N331B 0.1uF
BLM15PD121SN1
TP2004
1 2 1 5
AGND VDD VOUT
C2032
2
3 GND 4
3V3D_RF
C2020 CE NC R2003 R2004
4.7uF-16V 100k 10k
1
3V3A_FGU
L2004 U2001
BLM15PD121SN1 ADP150AUJZ-3.3-R7
R2005
1 2 1 5
2 VDD VOUT
C C2019
C2018 3 GND
CE NC
4
0
R2006 3V3D C
4.7uF-16V C2023 C2021 4.7K
0.22uF-10V C2022
0.1uF 1000pF
1uF
U2004
3V3A TD2002 U2006 R2007
L2006
XC6118N28AMR_G 0
BLM15PD121SN1 RP102N331B 3.3V
1 2 1 5 1
VDD VOUT 3 nRst 1 3
2 VOUT VIN
GND 4
C2024 3 4 VSEN
C2025 CE NC C2027 C2028
C2026 3V3D
R2008
0.22uF-10V 4.7uF-16V 1000pF 2 5
1uF-16V 0.1uF VSS CD
NC
3V3D_GPS C2034
C2035
0.1uF
0.68uF-K
R2009
3V6D 0
L2007 L2008 C2082 C2083
BLM15PD121SN1 U2013
LQM21PN3R3NGRD
1 2 2 6 1uF 1000pF
VIN VOUT1 4
VOUT2
C2029 C2084
1
EN1 3V3D_EXT
VSS
C2081 3
C2033 0.22uF-10V EN2
0.1uF
1uF-16V XC6415GG17MR
5
4 Ext_Pwr_En
TD2005
3.3V
U2007
3V3D 3V3D_RF
L2009
1
BLM15PD121SN1 RP102N331B
L2010 R2015
1 2 1 5 1 2
2 VDD VOUT
GND C2040 BLM15PD121SN1 0
3 4 C2039 C2045
C2041 C2042 C2043 CE NC C2044
1V3D 0.1uF 0.1uF 1uF-16V
2.2uF 1000pF 2.2uF 1000pF
TD2004
1.8V
C2046
L2011 U2008 1V8D
BLM15PD121SN1 TLV70018DDCR
1
1000pF 1 2 1 5
2 VDD VOUT
C2048 3 GND 4 C2049 C2050
C2051 CE NC
1uF-16V 2.2uF 1000pF
0.1uF
A A
R2012
7V4_Bat 15k
D TP2002
D
R2011
Power_En
Pwr_Key_Det 4
1k
3
S2001
TP76N17NRY_717415F 7V4_Int Q2002
R2014
R2013 0 5 1 2
NTA7002N
4 2
1V8A_Vol 47k
1
1
D2004
3
1
1
R2019
S2002
D2008 D2009 C2058 10 100k
Vol TP70GF4162SPY
D2005
0.1uF 6 1
2
1
1 4 CH8 1 8 CH1 4
4 CH2 5 2
D2006 3 CH4 4
2
2
C C
R2016 4 3
2 4 2
PESD5V0S1UB Pwr_Hold
10k C2059 C2060 C2061 C2062
DAN222
2
1000pF 1000pF
L2013 1000pF 1000pF
LQM21PN3R3NGRD C2064
C2063
4
C2065 0.1uF-16V 10uF-16V D2003
3
S1023AS-150M
1
2 7
FSEL SW
3
EN
R2022 C2070 C2066 C2067 C2068 C2069
PGND
4 5 R2020
EPAD
0 SYNC FB
180k-1% 22uF 22uF 3900pF 0.1uF 22uF
8
C2071
0.01uF R2024
51k-1% Q2004
UMG3N
3V3D_RF D2007 5
R2027 1
120 Red_LED_En 4
2
3V6D 1 2
L2018 L2017 3 R2026
1 2 1 2
120 3 4
C2072 Green_LED_En
NC BLM15PD121SN1 4
C2073 C2074 1uF 12-22RG/TR8
R2028 R2038
100k 100k
0.1uF-16V 10uF-16V
B B
1
S1023AS-150M
L2016
2 7
FSEL SW 0
3
EN
R2029 R2031
C2076 C2077 C2078 C2079 C2075
3V3D_RF 1V8A_Vol
PGND
4 5
EPAD
3 4
0 CE NC
1000pF 47k
1uF-16V 2.2uF
TLV70018DDCR
R2034
R2035
470k-1%
150k-1%
RT2001 3V3D
100k
3
A Q2005
t A
2 R2036
NTA7002N 8.2k C2080
0.1uF
1
1
D L3001
D
BLM15PD121SN1
2
C3001 C3005 C3006 C3007 C3008 C3009 C3026
1uF 0.1uF
1uF-16V 10uF-16V 10uF-16V
10uF-16V 1000pF
TP5005
Ext_Spkp
C3010 3300pF
C3011 1800pF
C3012
14
16
3
0.1uF
R3001 10k-1%
10 Codec_Out 7
FB
VDD
PVDD1
PVDD2
C3013 0.1uF L3003S1023AS-150M
R3002 18k-1%
8 4 11,9
IN BOOT+ Ext_Spkp
C3014
20 C3015
MUTE 8200pF
1
OUT1+ 0.33uF
19 2 C3016
R3003 SHDN OUT2+
10k U3001 18 0.056uF-50V
6 OUT1- 17 R3004
SDA/VOL MAX9768BETG OUT2-
R3006 10k 22
C 3V3D
R3007 NC
5
SCLK
C3017 0.1uF
15
L3005 S1023AS-150M
11,9
C
24 BOOT- Ext_Spkn
ADDR1 C3018 C3019
4 Amp_En 2.2uF
23 10 8200pF
ADDR2 BIAS
R3008
PGND1
PGND2
100k R3009 NC
12 13
GND1
GND2
3V3D SYNC SYNCOUT
EP
C3020
9
11
25
21
22
NC
11,9 Ext_Spkp
7
5
Q3001
D1b
D1a
D2a
D2b
S1
S2
TT8M11
TP5002 TP5004
Int_SpkpInt_Spkn
B B
1
D3001
PESD12VS1UB
7V4_Bat
7V4_Bat
2 G1
4 G2
2
Q3003 J3001
R3010 100k Int_Spkp 1
4 3
2
C3021 J3002
Q3004 D3003
5 3 DTC114EE Int_Spkn 1
2
4,9 2 270pF
Spk_Sel 2 PESD5V0S1UB
C3023 Spk_Sel 4,9 D3002
C3022
1
R3011 PESD12VS1UB
1 6 0.1uF
100k 0.1uF
1
1
EMD22
G1 2
G2 4
Q3002
TT8M11
A A
S1
S2
D1b
D1a
D2a
D2b
7
D D
Codec_SSI_Bclk 6
1V8D Codec_SSI_Wclk 6
Codec_SSI_DO 6
Codec_SSI_DI 6 C3024 0.01uF
1
L3007 C3025 1uF
R3013 470k-1%
AF-CODEC-IN Codec_Tone 4
BLM15PD121SN1
C3050 270pF
2
Codec_19.2M 3 C3052 1uF
R3029 0R
C3028 Codec_uW_Clk Opt_Codec_In 18
6
Codec_uW_DI 6
0.22uF Codec_uW_DO 6
Codec_uW_CS 6
R3030 10k
AF-CODEC-OUT Opt_Codec_Out 18
U3002 C3053 C3045
49
48
47
46
45
44
43
42
41
40
39
38
37
TLV320AIC29IRGZ
3900pF 270pF
C3031 C3032
L3008
EP
DVSS
BCLK
WCLK
MCLK
SCLK
MOSI
SS
DAV
SDOUT
MISO
DVDD
SDIN
BLM15PD121SN1
0.01uF 0.22uF
3V3D 1 2 1 36
R3016 2 IOVDD DRVSS2 35
3 PWR_DN OUT8P 34 3V3A-C
10k
C 4 Codec_nRst
4
5
RESET
GPIO2
BVDD
OUT8N
33
32 C3034
C
L3009 C3033
6 GPIO1 DRVSS1 31
BLM15PD121SN1 AVDD2 VGND/CP_OUTN TP3002
7 30 2.2uF 0.01uF
1 2 3V3A-C 8 AVSS2 SPKFC 29
3V3A AVDD1 DRVDD
9 28
BUZZ_IN/CP_INN
NC1 SPK2
1
C3035 10 27
MICBIAS_HND
MICBIAS_HED
NC2 SPK1 Codec_Out 9
11 26
C3036
MICIN_HND
MICIN_HED
0.01uF 12 NC3 OUT32N 25
CP_OUTP
2.2uF NC4 MIC_DET
CP_INP
AVSS1
VREF
AUX2
AUX1
VBAT
R3017 15k-1% R3018 1k-1% R3019 1.2k-1%
13
14
15
16
17
18
19
20
21
22
23
24
Vref=2.5V
Ext_Micp 11
R3020 47k-1% C3037
C3038
AF-CODEC-OUT
7V4_Int C3039
AF-CODEC-IN
1uF 1uF
R3022 15k-1%
C3040 0.1uF 270pF
C3043
L3010
1uF
BLM15AG121SN1
8 C3046
B Vol
1 2
B3003 B
R3027 C3042 0.1uF 1
+
1
2
100k C3055 D3008 -
C3048
1000pF C3054 OBE27P42
PESD5V0S1UB
270pF
270pF
0.1uF
2
R3021
2.2k-1%
A A
MOTO+
2
D5001 C5003
MOTO-
1N4148WS 0.1uF
1
C5126 C5125
3
1000pF 1000pF
C5001
BSH103 2.2k Ext_Spkp 9
1 4
Motor_En
Ext_Spkn 9
D D
22uF
Q5001 R5002
1
TP5022
TD_Syn D5019 D5018
2
R5003 C5004
R5009
2
100k 1000pF
0 TP5003 TP5021
2
USB_DP USB_DN
L5007 J5002
D5022
3V3D_EXT 1 2 1 20
4 Acce_Sel1 2 19
4 Acce_Sel2 3 18
1
4 Acce_Sel3 4 17
5 16
TD_Syn
MOTO- 6 15
6
R5037 100 USB_DN
MOTO+ 7 14
USB_DP
8 13 Int_PTT
9 12 L5006 1 2
C5145 C5146 C5147 C5148 10 11 L5005 1 2 Ext_Micp
Ext_Micn
3V3D
1000pF 1000pF 1000pF 1000pF AXK6F20547YG
6
3
1
U5001
3V3D C5013 C5012 C5142
R5024 R5025
MMA7660FC D5026
3.3K 3.3K 1000pF 1000pF 1000pF TP5015 TP5020
3V3D 1 10
REV1 REV2 Int_PTT Ext_Micp
2 9 TP5014 TP5013 TP5023
R5026 N/C DVDD
3 8 KB_R0 SK2 Ext_PTT
4 AVDD DVSS 7
1
33 AVSS SDA MD_IIC_SDA 6
5 6 6
INT SCL MD_IIC_SCL
C5120 C5121 11 12 D5028
11 12
C5122
2.2uF 0.1uF
KB_C0
0.1uF 4 KB_R0 KB_R0
Ext_PTT
R5038 100
4
D5029
LED_K
C5144 C5143 C5149 C5150
Q5008
C C
3
BSH103
1000pF 1000pF NC 1000pF
R5027
4 LCD_BL_Ctrl
1
3
2.2k
R5028 C5127
2
100k 1000pF
U5011 U5012
NUF6400MNTBG NUF6400MNTBG
5 7 6 7 6 5
Flash_D1 7 6 5 Flash_D0
5
8 8 7 6 5
5
Flash_D3 8 5 4 Flash_D2
5
9 9 8 5 4
5
Flash_D5 9 4 3 Flash_D4
5
10 10 9 4 3
5
Flash_D7 10 3 2 Flash_D6
5
11 11 10 3 2
5
Flash_D9 11 2 1 Flash_D8
5 12 12 11 2 1
5
Flash_D11 Flash_D10
GND
GND
12 1 J5001 12 1 3V6D
13
14
13
14
1 2
3 4
13
14
15
13 13
14 14
15 15
1
5 6
7 8
9 10 C5135
U5019 11 12 D5027 1000pF
13
14
GND
NUF6400MNTBG 13 14 12 1
15
14
13
12 1 Flash_D12 5 U5018
2
5
7 6 15 16 11 2 5
Flash_D13 Flash_D14
8 7 6 5 17 18 10 11 2 3 nLCD_CS
13
14
15
R5036 100 5 Flash_D15 5 U5017
GND
14
13
3,5 nRst_Out
9 8 5 4 19 20 9 10 3 4 5 J5003 1 12 11
Opt_MCBSP3_Clkx
5 nFlash_WE
10 9 4 3 21 22 8 9 4 5 Flash_A1
5
1 30 2 1 12 11 11
nFlash_OE Opt_MCBSP3_DR
13
14
GND
11 10 3 2 IMO 23 24 7 8 5 6 12 1 2 29 3 2 11 10
11 Opt_Codec_In Opt_GPIO3 4
12 11 2 1 25 26 7 6
11 Opt_Codec_Out 11 12 1 2 3 28 4 3 10 9 4
Opt_GPIO4
GND
12 1 27 28 3V3D 10 11 2 3 4 27 5 4 9 8
3V6D C5133 U5020 NUF6400MNTBG 11 Opt_MCBSP3_DX Opt_MCBSP3_FSX 11
13
14
29 30 9 10 3 4 5 26 6 5 8 7
C5002 Opt-UART3-RTS 9 4 6 7 KB_BL_En 4
8 5 6 25
B 1000pF Opt-UART3-TX 8 5
B
13
14
15
7 6 7 24 NUF6400MNTBG
22uF 2000P-30G-220-0101 Opt-UART3-RX 7 6 8 23
9 22
1
3V3D_Flash NUF6400MNTBG
10 21
15
14
13
R5033 33 U5014
Opt-UART3-TX Opt-UART3-RX 11 20
R5034 33 LED_K
RD5002 RD5001 12 19
13
14
15
R5035 33
GND
14
13
C5137 U5013 13 18 1 12 KB_C4 6
C5130 C5139 C5140 C5141 14 17 2 1 12 11
1000pF KB_R4 6
13
14
GND
12 1 15 16 3 2 11 10
6 KB_R1 12 1 3 10 Opt_GPIO1 5
0.1uF 1000pF 1000pF 1000pF 6 KB_R3 11 2 4 9
11 2 4 9 Opt-UART3-CTS
6 KB_C0 10 3 AXK6F30347YG 5 8 5
10 3 5 8 Opt_GPIO2
6 KB_C1 9 4 6 7 KB_R2 6
8 9 4 5 6 7
6 KB_C2 8 5
6 KB_C3 7 6
7 6 NUF6400MNTBG
NUF6400MNTBG
A A
52
Part Name: INTERFACE Date: Tuesday, December 31, 2013
5 4 3 2 1
5 4 3 2 1
RX-BACK-END 电路
3V3A_FGU L6017
BLM15PD121SN1
2 1
D Q6001
D
5VA_FGU EM6M2
L6003 Q6002 R6003
NC(BLM15PD121SN1) NC(2SC4617) 82K
3V3A_RX L6001 3V3A_IF L6002 3V3A_IFMX 2 1 3 1 6 1
1 2 R6002
1k
C6006 R6008 2 2LO_En
BLM18AG601SN1 BLM15PD121SN1 C6011 3
C6001 NC(470pF) NC(4.7k) 5
0.022uF
2
2.2uF
TP6002
2LO_CV
4 3
TP6004 C6016
2LO C6005
1
2.2uF/10v
0.1uF
R6001
1
10k R6004
150
C6017
L6005 CP_2LO
15pF R6007
14 IF_Out 2LO_Out 100 R6006 C6003
270nH 7.5k C6002 R6005
C6007 5600pF
C6009 L6004 0.012uF 1.2k
12pF
0.01uF 6.8uH
Q6003
3
3V3A_IFMX 2SC3356 C6014 C6021 C6012
C6022 C6013 0.01uF C6015
33pF 6pF 47pF
0.1uF 0.1uF C6008
2
0.22uF
C6020 C6018 0.01uF
C C
1
R6009 0.1uF C6019
51
47pF L6006 D6001
1
3V3A_IFMX 3V3A_IFMX 390nH(HQ) 1SV305
L6009 2LO_Out
BLM15PD121SN1
5VA_FGU
2
C6023 R6010
C6024 0.01uF C6026
C6025 1 2 20pF
R6011 56pF 10k
0.1uF
L6007 L6008 C6027 CP_2LO 390
10uH 10uH C6028
0.1uF
0.01uF
48
47
46
45
44
43
42
41
40
39
38
37
C6029
220pF
49
VDDI
GNDI
LOP
VDDP
GNDP
PRPAD
CXIF
CXVM
CXVL
IOUTL
IFIN
LON
VDDL
L6010
3V3A_IF 2.2uH
1 36
MXOP GNDL C6030 0.01uF
2 35
MXON FREF AD9864_19.2M 2
3 34
C6031 C6032 4 GNDF GNDS2 33
C6033 100pF 100pF 5 IF2N SYNCB 32 3V3D_RF
IF2P GNDH R6012 10k
0.1uF 6 U6001 31
3V3A_IF C6034 7 VDDF FS 30
2200pF 8 GCP AD9864 DOUTB 29 C6035
9 GCN DOUTA 28
VDDA CLKOUT C6039
10 27 1 2 C6038 470pF
L6011 C6036 11 GNDA VDDH 26 3V3D_RF AD9864_MCBSP2_FS 5
VREFP VDDD 3V3A_IF L6012 470pF
4.7uH 0.1uF 12 25 C6040 AD9864_SPI_DIN 5
VREFN PE C6041 BLM15PD121SN1 470pF
0.1uF AD9864_MCBSP2_DR 5
GNDS1
IOUTC
GNDQ
GNDC
GNDD
AD9864_MCBSP2_CLK 5
VDDQ
C6037
VDDC
RREF
CLKN
CLKP
0.1uF
B C6042 0.01uF C6043
B
PC
PD
100pF 100pF
13
14
15
16
17
18
19
20
21
22
23
24
R6013 AD9864_SPI_CS 5
100k AD9864_SPI_DO 5
AD9864_SPI_SCK 5
3V3A_IF
CP_18MHz
C6045
C6044
3V3A_IF 0.1uF
0.01uF
R6014 L6013
3.9uH
C6046
1.8k 0.01uF
CP_18MHz
1
10k
39pF
C6049 C6050
C6048 R6017 D6002
NC 5.6pF
3300pF 820 1SV305
2
1
+ C6051
A 0.68uF/10v A
2
Q6004
L6014 EM6M2
3V3A_RX BLM15PD121SN1 3V3A_RX_RF R6018
D
100
1 2 4 3 D
C6052 C6053 R6021 C6054
5 R6020 1000pF
0.1uF 470pF NC L6015
2 10k
R6019 180nH
82K
C6055
6 1
150pF
R6022 C6060 C6061
C6056 C6057 C6058 C6059 C6062
9pF 4.7pF R6047
L6016 560 470pF NC 22pF 11pF
0.68uF 0
4,12 RX_En 100nH LNA_Out
C6063 C6064
3
C6065 C6066 L6019 L6020 C6103 C6104
27nH(0908SQ)
L6018 15pF 7pF C6067 R6046 R6048
27nH(0908SQ)
15pF 47pF 22nH 56pF 56pF C6068
0
L6031
1 Q6005 7pF NC NC
L6032
RX 10pF
15 AT-41511
C6101 C6102
HVC362 D6004
HVC362 D6005
27nH(0908SQ)
27nH(0908SQ)
1
C6070 C6071 C6073
C6072 56pF 56pF
NC NC
L6025
L6026
6pF
2
4
6pF L6021 R6023 C6074 C6075 C6076
56nH(HQ)
100k R6024
100k R6025
5.6k 12pF 18pF 4.7pF
NC D6010
HVC362 D6007
HVC362 D6008
1
1
D6003
2
NC R6036
HSM88AS
100k R6027
100k R6028
R6032
2.7
2
2
2
C L6024 C
NC
R6029
10k
TV
14 C6081 C6082
1000pF 0.01uF
3V3A_RX_RF
C6085
C6084 R6030
0.1uF R6031
0.022uF 560
3.9k
B C6086 B
0.022uF R6033 C6087 R6035
330 L6027 0.1uF
R6034 51
C6088 1uH C6089
R6038
LNA_Out 33k 0.01uF 0.1uF
0.1uF5
10k
IF_Out 12
4
4BMH Z6001
T6001 44.85MHz
2
3
L6028 L6029 C6092
C6090 C6091
470nH 560nH 1000pF
GND GND
NC NC
3
1 IN OUT
4 2 2
Q6006
Q6007
3
1
51 15pF 8pF R6043
17 RX_LO 27pF 100k
2
56k
C6093 4 3 C6097 C6098
1000pF 7.5pF 7.5pF
R6044 5 2 1 4
NC + -
6 1 L6030 C6099
T6002 150nH 82pF
4BMH
3
D6009
HSMS-2827
A A
Hytera Communications Co.Ltd.
Model Name: PD600 VHF Page: 13 of 19
54
File No.: <orgaddr2> Rev: A01
R7043
R7018 R7002
0.1 R7047 10K
NC 43K
R7042 NC R7045 R7017 150K
0.1
1
D7003 C7015 100pF
1SS390
VDD_OP
R7013
2
150K
150K
R7041 C7006
8
R7010
R7044 U7002B 4700pF
R7032 R7037 6 - 82k
2.2K
120 22 7
5 +
NJM2904
150K
4
R7003 R7046 VDD_OP
1
4
Q7001 10k
UMT1N
R7004 C7002
C 2 5
10K 470pF 1000pF C
U7001A C7001
8
R7005
2 - 1k
6
1
VGG 15
3 +
NJM2904
4
R7007 R7008 C7003
C7005 R7006 15K 82K NC
470pF 10k
R7009
82K
14 APC
DTC114EE 3 C7004
R7011 R7012 470pF
2 C7019 R7015
TX_En 5.1k 15K
470pF NC
Q7009 1
B B
0
XC6118N28AMR_G
2
Temp_Det 1 3 R7048
VOUT VIN 4 2.8V 3 4
VSEN NC
R7014
5
2 5 R7029 R7049
VSS CD 2
R7016 TX_En 82K
150K
150K 13,16 1K
C7071
470pF 1 6
EM6M2
A A
1
D L7001
R7019
120
D
BLM18SG121TN1
1
C7007 C7008 + C7012 C7011 C7010 C7009 L7906
0.1uF 470pF 22nH
10uF/16V 0.1uF 470pF 47pF L7904
2
390nH C7013 C7014
470pF 0.1uF
L7907 ANT1
47nH C7024 C7025 C7026
6.8pF 6.8pF 1000pF
C7021 C7042
C7018 C7020 C7066 C7022 C7023 C7067
NC
1
1000pF 180pF NC NC 56pF 12pF 3.9pF
C7028 D7001 C7029
L7908
68pF 1SS356 1000pF L7901 L7902 L7903
C7030 C7031 1 2
R7021 1000pF L7910 L7909 L7911 1000pF
27nH 40nH 40nH NC
3
180 Q7002 400mil
Q7003
3
2
R7023
NC 150 100
C RD07MUS2B
C7032
ANT-GPS
13
C
NC
R7026 R7027
C7051
C7050 R7025 5.6K 6.8K R7028 L7905 C7038
470pF
0.1uF NC 8.2k 39nH 1000pF
VGG 14
1
C7053 D7002
C7052
NC 20pF RN142STE61
2
RX
13
5VA_TX
1
L7007
B 22 B
2
C7057 C7058
R7031
470pF 0.1uF
R7030 L7008 13k
2.2K 68nH
C7064
L7009 C7059 R7039
180
10nH 15pF 560
1
D7004
A 1SS390 A
2
Prepare: Check:
CHEN LINGWEI XXX Approve: XXX
5 4 3 2 1
FGU-PLL/DAC 电路
3V3A_FGU
3V3A_FGU 3V3A_FGU_PLL
1k R8010
[4] PLL_LD 1 2
TP8002
1
0 R8014 L8001 R8001
C8001 C8004 PLL_Clk
D
BLM15PD121SN1 C8011 C8110 100
D
+
C8015 C8057
1
1
0.1uF 1500pF 0.1uF
0.1uF 1500pF PLL_Clk [4]
C8023 D8001 4.7uF/16V
2
NC BA277
[15] Fback TP8003
C8003
5VA_FGU PLL_CS
C8005 1500pF
2
BLM15PD121SN1 1500pF
1
U8001 PLL_CS [4]
U8002 1 2 0.1uF
1 24
1
TS5A3159DCKR R8003 10 VCCecl/cml Mux_out TP8004
L8002 C8010 2 22
2
PLL_LD_PS + C8008 C8009 Fvco_main Clock PLL_Data
R8006 82 C8038 3 21
1
4 3 0.1uF 1500pF Fvco_main CS
COM NC 20
Vcc GND
BW_Change_2
BW_Change_1 4.7uF/16V 5 Data PLL_Data [4]
2
4 VCCcp_main 19
C8022 6 1 PLL_LD_PS LD/PS_main VCCdigital
C8084 IN NO CV 6
1uF [15] CPout_main 7 L8003
1uF R8008 0 1000pF C8012 NC1
R8007 180 8 13
5
R8009 Xtalacgnd/OSC NC2 2 1
C8013 9 14 3V3A_FGU_PLL
100k C8014 R8012 10 Xtalin/OSC NC3 15 R8011 10
0.1uF 56
3V3A_FGU_PLL Xtalout/NC NC4 16 C8017 C8018
0.1uF R8013 BLM15PD121SN1
1 2 11 NC5 17 0.1uF 0.1uF
C8016 VCCxtal NC6
1
[4] TP8001 18
0.027uF L8004 10 NC7
CV 12 23 L8005
EP
FL_Fastlock_Ctrl C8019 BLM15PD121SN1 GNDxtal NC8 C8026 C8025 R8016
R8018 1k TP8005 C8020 BLM15PD121SN1
SKY72310 0.1uF 10uF/10V 33
C8028 GND 0.012uF R8015 0.1uF 1 2
25
3V3A_FGU
4
10
1
470pF C8024
5 X8001
OUT
VCC VCONT
C8021 +
5VA_FGU 1000pF 1500pF DSA321SDA
6
C8055
GND
C R8017 0
C
2
1 2 0.47uF C8029 C8030 C8031 C8032 C8033
C8034 Freq_TV [14]
C8027 10pF
1
L8007 BW_Change_2
C8040 0.47uF 0.47uF 0.47uF NC NC R8020
C8035
BLM15PD121SN1 470pF R8083 NC 1k
L8006 0.56uH
470pF
D8004 1000pF
D8002 D8003 R8019 100 R8023 C8036
C8037
C8039 1 2 1 2 1 2 220pF
NC 220pF
0.1uF RB520S-30
1
RB520S-30 RB520S-30
Q8009 OMAP_19.2M [5]
EM6M2 R8022 C8041
R8021 180 BW_Change_1 470pF
R8041
10 C8102
1k L8030 0
AD9864_19.2M [10]
6
U8003
R8082 NC
Pre_Fastlock_Ctrl 82k 5 1
R8040 Vcc Vin 2 1000pF
OUT C8059 C8058
[4] 4 3
ON/OFF GND NC NC
R8024 0
R8025 1k
C8042
470pF FSA66P5X
5VA_FGU
L8008
VCC_DAC_Ref15
3V3D_RF BLM15PD121SN1
R8027 5VA_FGU
B 1 2 10
0 R8029 10k
B
R8028 R8030 10k
1
R8026 Freq_TV [14]
C8043 L8009
C8044
1
C8119
1uF 10k C8045 C8046 C8047 VCC_DAC_Ref15
+ BLM15PD121SN1
1000pF 4.7uF/16V
R8031 10k NC NC NC
2
2
1
R8036 33 MOD_H [15] C8053 R8037
1 16 1uF
[4] DAC_MCBSP2_DX DVDD AVDD 0.1uF 470pF 33k +
2 15 C8050 C8051 C8052 C8145
C8049 3 PD REFINAB 14
LDAC OUTA 3300pF 330pF 33pF 4.7uF/16V
47pF 4 13
2
5 DIN OUTB 12
SCLK OUTC TV [11]
6 11
R8038 33 CS OUTD 0 C8147 C8054
7 10 R8039 VCC_DAC_Ref10
[4] DAC_MCBSP2_Clk FS REFINCD
8 9 470pF 0.1uF
DGND AGND
C8056 R8042
U8004 R8045 0 APC [12]
47pF 100k
C8060 R8044
R8043
33
3357 C8062 100k
[4] DAC_MCBSP2_FSX 1uF
VCC_DAC_Ref10 NC
C8061
47pF
A A
5VA_FGU
VCC_VCO_L VCC_VCO_L EM6M2 Q8002 L8011 L8012
NC Q8001
L8010 BLM15PD121SN1
2SC4617
1 2 3 4 2 1 1 3 2 1
BLM15PD121SN1
C8063 R8047
R8049 5 C8066
C8064 R8048
2
D
R8046 C8065
1500pF 0.1uF [4] VCO_L_En 82K 4.7K D
2
L8013 1K 470pF 470pF
3.3k C8067
470pF
780nH 1 6
1
C8068
C8070 C8071 R8051
+
C8069 3V3A_FGU
1500pF 0.1uF 8.2k
2.2uF/10V
VCC_VCO_H L8015
2
1500pF R8050 EM6M2 Q8003
L8014 10
100 2 1 2 1
3 4
1
R8052 BLM15PD121SN1
L8016
R8053 5 C8073 C8075 +
780nH C8074
VCO_H_En 2 82K 470pF 0.1uF
[4]
1K 10uF/10V
C8078
2
3
C8076 C8077 C8072
470pF EM6M2 Q8005
D8006 9pF 9pF 18pF 1 6 L8017
1 2 2
82K BLM15PD121SN1
Q8004
1 6 2 1
L8018 1SV325 2SC5010
780nH C8080 R8054
D8007
1
1 2 C8079 C8085
3.3pF D8008 2 C8081 C8082
47pF 1 5 470pF 0.1uF
1SV323 9pF C8083
3
1
2 1 1 2 2 1
L8036
68nH 22nH
780nH BLM15PD121SN1 BLM15PD121SN1
C8091
R8056 BLM15PD121SN1 C8089 C8090
22 R8057
L8025 0.1uF 0.1uF 1500pF
56
780nH C8109
6pF
5VA_FGU L8029 C8095
C8093
L8026 L8027 U8005
1 2 1500pF R8059 100pF
100nH 6pF
C8094 100nH 3.3k 6 1 Rx_LO 13
L8031 VDD OUT1
BLM15PD121SN1 1500pF
100nH R8058 33nH
R8060 15pF C8096
10k L8035
C8097 100k 5 2
VCC_VCO_H input GND
6
C8151 C8117 C8118
33nH
3
0.1uF R8062 C8104 C8100 C8106 C8103 C8098
R8061 6pF
Vcc
1500pF 180k 2.2uF 1000pF 15pF 33pF L8032 4 3 6pF
39k Vcont OUT2
2
GND1
GND2
GND3
L8034 0 6pF UPG2012TK
1
1
[14] C8108 D8012 C8111 uPC8179TB C8112
39k R8065 R8066 R8067
1
2
3
5
1SV279 820 820 22nH Q8006 220 8.2k
CV 0.1uF R8069 100pF
2
22 RX_TX_LO Tx_LO
C8114 1K C8116 33nH 15
R8068 C8113
C8115 470pF L8028
R8070
L8037 1500pF 0.1uF C8101 C8099
B L8038
3.3k 780nH
C8120 1500pF
8pF
8pF B
22nH
C8133 C8134 C8149 L8040 C8126 L8041 C8127 L8042 C8128 C8129
D8015 9pF 8pF Fback [14]
1 2 2 56nH
56nH 56nH
1
Q8008 100pF 4pF 4pF 4pF 1000pF
22pF
1
2
1SV323 9pF
2
2
1
D8019 D8020
L8050 C8138 L8048
C8143 33nH 150pF L8047 L8046 R8077
1SV325 1SV323 R8078 R8079 R8076 39nH 3.9k
120 3.9K 39nH 3.9K 33nH
L8049
A A
2
5pF
56nH
C8146
30pF C8141
L8053 3.3pF
C8144 C8139
780nH Hytera Communications Co.Ltd.
13pF 3pF
Model Name: PD600 VHF Page: 17 of 19
GPS 电路
D D
7V4_Bat 3V3D_RTC
U9003
XC6209F332MR
1 5
3 VDD VOUT
C9077 2 CE 4 C9078
0.1uF/16V GND NC 1uF
2
L9007 L9009
L9008
C L9006 C
BLM15AG121SN1 3.3nH 3.3nH
3.3nH
1
C9087
C9084 C9076 C9083
1uF 0.1uF 56pF
56pF
R9017
TP9009 330R
U9007 L9010
GPS_UART2_RX 1 11 39nH+/-2% L9012 C9093 Z9002 C9092
5 GPS_1PPS 2 RXB RTC_3V3 12 6 3 8.2nH 39pF B9444 39pF
3 TXB VIN_3V3 17 4 VCC PS 1 4 1
R9016 PPS RF_VOUT C9091 OUTPUT
INPUT
GPS_UART2_RX 4 16 5 2 OUT IN
TXA BOOT C9090 18pF GND2 GND1
1
5 10 R9019
100 0.1uF R9018 L9011 C9094
CGND GND
C9095 6 RXA ON_OFF 13
GPIO-10 GPIO-14 10k 470 U9008 1.5pF
2
5
3
270pF 7 14 18nH
GPIO-0 GPIO-15 UPC8231TK
8 15
GPIO-1 GPIO-13 C9104
9 19
5 RF-PWR RF_IN NC(47pF)
GPS_UART2_TX
1
L9013
C9096
GND1
GND2
GND3
GND4
C9097 8.2nH
120pF
TP9010 NC
C9103
B GPS_UART2_TX B
NC(47pF)
REB-1315LPx
21
22
18
20
C9100 C9102
NC(0.1uF) NC(1000pF)
A A
63
VHF (136-174MHz) Part List
64
VHF (136-174MHz) Part List
65
VHF (136-174MHz) Part List
66
VHF (136-174MHz) Part List
67
VHF (136-174MHz) Part List
70
VHF (136-174MHz) Part List
71
VHF (136-174MHz) Part List
72
Um (400–527 MHz)
Um (400-527MHz) Product Controls
Content
1. Product Controls .................................................................................................................................. 1
2. Disassembly and Assembly ................................................................................................................ 2
3. Exploded View and Packaging Guide ................................................................................................ 4
3.1 Exploded View .................................................................................................................................. 4
3.2 Packaging Guide .............................................................................................................................. 6
4. Specifications ...................................................................................................................................... 7
4.1 Specifications.................................................................................................................................... 7
5. Circuit Description ............................................................................................................................... 9
5.1 Baseband Section............................................................................................................................. 9
5.1.1 Power Supply Module ............................................................................................................ 9
5.1.2 Control Module ..................................................................................................................... 10
5.1.3 Audio Module ........................................................................................................................ 17
5.2 RF Section ...................................................................................................................................... 18
5.2.1 Transmitter Circuit ................................................................................................................ 18
5.2.2 Receiver Circuit .................................................................................................................... 19
5.2.3 FGU ...................................................................................................................................... 21
6. Troubleshooting Flow Chart ............................................................................................................. 23
6.1 Control Circuit ................................................................................................................................. 23
6.2 Receiver Circuit .............................................................................................................................. 25
6.3 Transmitter Circuit .......................................................................................................................... 26
6.4 FGU ................................................................................................................................................ 29
7. Interface Definition ............................................................................................................................. 31
7.1 J5002: 13PIN Interface ................................................................................................................... 31
7.2 Definition of Accessory Identifier .................................................................................................... 31
8. Tuning Descriptions........................................................................................................................... 32
8.1 Required Test Instruments ............................................................................................................. 32
8.2 Tuning Procedures ......................................................................................................................... 32
8.2.1 Tuning a Radio ..................................................................................................................... 32
8.2.2 Test a Radio.......................................................................................................................... 35
9. PCB View ............................................................................................................................................. 37
9.1 Main Board ..................................................................................................................................... 37
9.2 PTT FPC ......................................................................................................................................... 39
9.3 13PIN FPC ...................................................................................................................................... 41
10. Block Diagram .................................................................................................................................. 43
11. Schematic Diagram .......................................................................................................................... 47
12. Part List ............................................................................................................................................. 63
12.1 Main Board ................................................................................................................................... 63
12.2 Semi-finished PTT key FPC ......................................................................................................... 73
i
Um (400-527MHz) Product Controls
ii
Um (400-527MHz) Product Controls
1. Product Controls
6 Antenna 12 Battery
1
Um (400-527MHz) Disassembly and Assembly
Caution
Please position the waterproof ring properly during reassembly.
After reassembly, please check the waterproof performance of the radio using the specific
waterproof test instrument specified by the Company.
Step 2 DHWDFK the antennaDQGGLVDVVHPEOHWKH Channel Selector Knob and Power On-Off/Volume
Control Knob as shown below.
Step 3 Loosen the six screws fixing the front case and aluminum chassis as shown below.
2
Um (400-527MHz) Disassembly and Assembly
Step 4 Loosen the three screws fixing the main PCB, DQGGLVDVVHPEOHthe nutVIRU fixingVHFXULQJ
the Channel Selector Knob and the Power On-Off/Volume Control Knob as shown below.
3
Um (400-527MHz) Exploded View and Packaging Guide
Parts list:
No. Part No. Description Qty. No. Part No. Description Qty.
1 7102006000500 Machine screw 2 27 7206002500400 Nut for volume switch 1
6100527100000 Waterproof ring for machine
2 2 28 6002026000000 Rear cover 1
screw
3 6002025000000 Front case 1 29 1300PD6800040 Semi-finished 13PIN FPC 1
4 7400530000000 Waterproof MIC net 1 30 7400609000000 Earpiece PC sheet 1
7400329000000 Self-tapping Screw
5 MIC pad 1 31 7101904020200 1
(second version)
7101904020200 Self-tapping Screw (second
6 2 32 7102006000500 Machine screw 4
version)
7 6100970000000 Main waterproof ring 1 33 7500716000000 20P connector pad 1
6100111000010 Double-faced adhesive
8 Silicone rubber MIC cover 1 34 7500721000000 tape for earpiece 1
Note
Parts that are not marked with Part Number may vary with the frequency band.
5
Um (400-527MHz) Exploded View and Packaging Guide
6
Um (400-527MHz) Specifications and Blind Spots
Channel Capacity 32
Receiver
Analog
0.3μV(12dB SINAD)
Sensitivity 0.22μV (Typical) (12dB SINAD)
0.4μV(20dB SINAD)
Digital: 0.3μV/BER5%
TIA-603:60dB@12.5kHz/70dB@20&25kHz
Adjacent Channel Selectivity
ETSI:60dB@12.5kHz/70dB@20&25kHz
TIA-603:70dB@12.5/20/25kHz
Intermodulation
ETSI:65dB@12.5/20/25kHz
7
Um (400-527MHz) Specifications and Blind Spots
ETSI:70dB@12.5/20/25kHz
Blocking 84dB
Transmitter
-36dBm<1GHz
Conducted/Radiated Emission
-30dBm>1GHz
±2.5kHz@12.5kHz
Modulation Limiting ±4.0kHz@20kHz
±5.0kHz@25kHz
40dB@12.5kHz
FM Noise 43dB@20KHz
45dB@25kHz
All Specifications are tested according to applicable standards, and subject to change without notice due
to continuous development.
8
Um (400-527MHz) Circuit Description
5. Circuit Description
5.1 Baseband Section
5.1.1 Power Supply Module
Diagram of Power Control
1.5A@7.4V,4.2W RF PA
RD07MUS2B
88mA@Po=0.5W
PVDD 4.5V~14V
3V3D,7mA(typ) DVDD 2.7V~3.6V AF PA(MAX9768B)
30mA/3V3A_FGU
VCO/Buffer
7.8mA@RX,3V3A_RX
LNA/IF-AMP FGU/RX/TX
LDO 5V
50mA,70dB,30uVrms 5VA_TX 30mA
TX
0.1mA/3V3D_RF
DVDD 4.5V-5V-5.5V(5V Supply) 2.7V-3V-3.3V(3 Supply)
1mA/5VA_FGU DAC(TLV5604)
No load,run clk:: Slow1.4mA/Fast 3.5mA(5V) Slow1mA/Fast 3mA(3V)
7mA(typ.)/3V3A_RX
AVDD(2.6V~5.5V,3.0V typ.)
3V3D_RF
IF(AD9864)
DVDD(2.6V~5.5V,3.0V typ.)
3V3DRF
LDO 3V3 150mA LDO1
3V3A_RX 5mA/1V8D
LDO 3V3 150mA DVDD 1.65V-1.8V-1.95V Digital core
1mA/3V3D IOVDD 2V- 3.6V(MCLK=100M) I/O
2V- 3.6V(MCLK=50M)
2V5 /division 1.1V-2.5V External
VREF 2.3V-2.5V-2.7V Pro=2.5V SAR ADC reference voltage
1.25V Pro=1.25V
Vbat/2 VBAT 0.5V-6V Battery monitor input
LDO 3V3
Codec(TLV320AIC29IRGZR)
3V3A 17mA/3V3A AVDD1 3V-3.3V-3.6V Audio ADC,DAC,Reference,SAR ADC
150mA,70dB,30uVrms
AVDD2 3V-3.3V-3.6V PLL analog
BVDD 3V-4.2V Battery power supply
DRVDD 3V-3.3V-3.6V Headphone driver
ADP2370ACPZ 3V6D
Buck DC to DC 800mA
7mA/3V3D
3V3D_Ext
Vcc 3.3V/1.26mA,0.35mA/0.75mA RGB LED
LDO 3V3 150mA 3V3D_GPS
0.3mA/3V3D
DVDDI/O(1.71V~3.6V)
Main Accelerometer(MMA7660F
7.4V Battery C)
AVDD(2.4V-2.8V-3.6V)
40mA/3V3D
Vin_3V3 (3.15V-3.45V)
10uA /3V3D_GPS_RTC
GPS
LDO 3V3 50mA V_RTC( 2.5V-3.6V)
9
Um (400-527MHz) Circuit Description
Power On/Off
When the Power On-Off/Volume Control knob is on, Power_En is at high level, and the radio powers
up. After power-on, Pwr_Hold goes to high level, and Pwr_Key_Det goes to low level.
During power-off, Power_En is at low level, while Pwr_Key_Det is at high level. The system detects
power-off procedure via Pwr_Key_Det and implements the power-off procedure. Pwr_Hold goes to low
level and the power is cut off.
Power Protection
Power protection includes over-current, reverse-voltage and ESD protection.
Power Consumption Control
OMAP can control and configure the power supply and working mode of the peripheral modules (RF
section and baseband section) via the I/O interface and serial bus, so as to reduce power consumption.
10
Um (400-527MHz) Circuit Description
11
Um (400-527MHz) Circuit Description
PLL
SKY72310
IF processor DAC RF Unit
AD9864 TLV5614 TX、 RX CTRL
SI McBSP2 SPI SSI
McBSP2 TX
SPI(CS2)
McBSP2
IO CTRL
MCSI1
S
Vbat/2 AUX MCSI1 McBSP2 SPI
McBSP
GPIO IF
ADC 2 M
Vol E Data x16
NOR Flash
Audio Codec 128 Mb
TLV320AIC29 McBSP1(IIS) McBSP1
IIS DSP
Heads
TMS320C55x F
Int MIC
et SPI IF
Driver M
E
Mobile SDRAM
McBSP3 Data x16
128 Mb
JTA JTAG
MCLK G
19.2MHz OMAP5912
19.2MHz 19.2MHz
CLK VCTCXO
BCLK
19.2MHz 32K 32.768kHz 32.768kHz
Crystal
Battery
HDQ Authentication
C
II Accelerometer
PWM0/
IIC MMA7660FC
PWT
MPU
uWIRE ARM926EJ-S
UART2 GPS
APA
MAX9768B
USB/UART1 IF UART3
Int
SPK
USB
Ext Ext CPS
MIC SPK Download
13Pin Connector
External Memory
OMAP5912 provides two types of external memory interfaces: external memory interface slow (EMIFS)
and external memory interface fast (EMIFF).
12
Um (400-527MHz) Circuit Description
SDRAM.D0:
DQ0:DQ15 FLASH.D0: D0:D15
SDRAM.D15
FLASH.D15
CLK SDRAM.CLK
CKE SDRAM.CKE
EMIFS
EMIFS can support 16-bit external device width, and provides four chip-selects CS0-CS3 each of which
can support up to 64MB bytes of addressable memory. A number of different memory types can be
connected to EMIFS, such as NAND Flash, NOR Flash, SRAM and so on.
EMIFF
EMIFF can support 16-bit external device width, and memories namely SDRAM, mobile SDRAM and
mobile DDR can connect with it.
Clock
Baseband Clock includes 2 input clocks and 1 output clock.
13
Um (400-527MHz) Circuit Description
Input Clock
32K Clock X1001: It is also called “sleep clock” and is mainly used for system timing and sleeping.
The frequency of 32K clock is 32.768 kHz, which is divided by 32768 into 1Hz without frequency
division error. It is used for seconds counting of real-time clock. PD6XX provides 32kHz clock via
internal oscillatorWKXVLWdoes not support real-time clock.
System Clock: It is mainly used for providing input clock for APLL and DPLL. ULPD supports 12MHz,
13MHz and 19.2MHz clock inputting. In PD6XX, PLL chip, IF processor chip AD9864 and OMAP
share one 19.2MHz clock. DPLL changes the input clocks into clocks with higher frequency and
provides them for OMAP core and external equipments on chips.
Output Clock
nRst_Out Flash
PsRAM
RESET IC PWR-RESET OMAP5912
Codec_nRst
CODEC
SPI
OMAP5912 has one SPI, which has four chip selects for connecting four external SPI components.
7KHDvailable SPI signals are SPI.DOUT, SPI.DIN, SPI.CLK and SPI.CS. The system uses SPIF.CS2 to
14
Um (400-527MHz) Circuit Description
CODEC MCBSP1.DX(H18)
IIS_DO IIS_DI MCBSP1.DR (H20)
IIS_WCLK MCBSP1.CLKX(G21)
IIS_BCLK MCBSP1.FSX(H15)
MCBSP3.CLKX(P14)
MCBSP3.FSX (P18)
MCBSP3.DR (AA17)
MCBSP3.DX (W14)
AD9864 FS
DOUT
USB
OMAP5912 provides three USB interfaces, one of which integrates USB transceiver. The integrated
USB transceiver is connected to the accessory connector, and is used for programPH downloading and
data applying.
15
Um (400-527MHz) Circuit Description
U1002
OMAP5912 Cable
USB_DN(R8) D+
USB_DP(P9) D- PC
I2C
OMAP5912 provides one I2C interface, and supports a communication rate up to 400Kbps. OMAP5912
I2C is used for connecting to the acceleration sensor and works in the slave mode. The connection of
I2C is shown below.
MICROWIRE
OMAP5912 provides a MICROWIRE. The four chip select signals can drive four external components.
MICROWIRE is used to configure the audio codec and read the value of its register. It uses the chip
select 3. The connection is shown below.
OMAP5912 TLV320AIC29IRG
UWIRE.SDO(H19) SDO
UWIRE.SCLK(J15) SCLK
UWIRE.SDI(J14) SDI
TX OMAP5912
MCSI1
OMAP5912 provides 2 MCSI interfaces. MCSI1 is used for PLL configuration and data transmission.
The connection of MCSI1 is shown below.
16
Um (400-527MHz) Circuit Description
CS MCSI1.SYNC(W8)
SKY72310 SCK MCSI1.CLK(M15)
Data MCSI1.DOUT(W14)
U1002
OMAP5912
DSP processes digital signal (LQFOXGLQJaudio signal encoding/decoding, digital signal decoding, and digital audio
signal processing). AD9864 converts and processes the RF IF signal, and sends the undemodulated
serial digital signal to the DSP for processing. Then TLV5614 converts the digital signal output by DSP to
analog signal.
IIS
SSI
OMAP5912
TLV320AIC29
McBSP2
APA
MAX9768
AD9864
Speaker
SPI(CS2) SPI
the antenna.
The RF signal received by the RF module is converted to digital signal by ADC (AD9864), and is then
sent to DSP for demodulation and processing. Then the digital signal is sent to the digital audio
processor of the codec for digital audio processing, and is then converted into analog audio signal by
DAC of the codec. Finally the signal is amplified by the external audio amplifier (MAX9768) to drive the
speaker.
UWIRE.SCLK
UWIRE.CS3
UWIRE.SDO
UWIRE.SDI
RF TX
OMAP5912
MIC
MIC Input Gain: MCLK TLV5604
20dB
TX DAC
MCBSP1.DR
MCBSP2.DX DIN
MCBSP1.FSX
MCBSP1.DX
MCBSP2.DR DOUTA
MCBSP1.CLKX
RF RX
Speaker
Output
Audio Amplifier
Main parameters of MAX9768 are listed in the table below:
Rated Power (Po) 0.5W R L =20 Ω
Maximum Power (Pmax) 1.3W R L =20 Ω
5.2 RF Section
5.2.1 Transmitter Circuit
The transmitter circuit is mainly composed of:
18
Um (400-527MHz) Circuit Description
ANT
Drive-stage Final-stage
Pre-driver1 Gain:14dB Gain:10dB
Gain:18dB Po(max):29dBm Po(max):38.5dBm Tx/Rx Switch
Po(-1dB):15.5dBm static Id:120mA static Id:200mA
Microstrip
static Ic:25mA PI MATCH S21:-0.2dB
ATT:-10dB Matcher
S21: < -
1 2 S21: < -
0.5dB
0.5dB
TV/APC
Gate voltage control
I/V
convertor
RX/TX RX/TX LPF Subtracter
VCO Buffer VCO Amplifier
TV/APC DAC
OMAP MCBSP2
TLV5614 TX_VCO Sampling
resistor
APC
MODULE
BATT+
Step 1 In this circuit, the signal passes through a π-type attenuator first, allowing FHUWDLQ isolation
between the RF power amplifier circuit and TX VCO.
complete output impedance matching, so as to reduce output power loss due to impedance mismatch.
Step 4 Finally, the signal passes through the TX/RX switch and goes to the low-pass filter.
Low-pass Filter Circuit (for suppressing harmonics)
The low-pass filter for suppressing harmonics is a high-order (OOLSWLFfilter composed of lumped-parameter
inductors and capacitors. Via this filter, the spurious signal within the stop band can be attenuated as
much as possible while the in-band ripple is within the required range.
Auto Power Control Circuit
In the auto power control and temperature detection circuit, the drain current from the driver amplifier
and final-stage amplifier is converted to voltage via the sampling resistor and subtraction circuit
(composed of the first operational amplifier).
This voltage is compared with the APC control voltage (output by DAC) at the second operational
amplifier. Then the error voltage, which is output by the second operational amplifier, controls TX power
by controlling the FRPSHQVDWHGJDWHbias voltageof the amplifiersQDPHO\ the driver amplifier and the
final-stage amplifier.
19
Um (400-527MHz) Circuit Description
Tx/Rx Switch
P i A ttenuator
2
S21:-0.2dB
TV/APC
1
4CH DAC
TLV5614 LPF
S21:< -0.8dB
BW(-3dB):570MHZ
Stop band attenuation :-54dBc
MCBSP2
S21:12dB
NF:< 3dB
Stop band attenuation(-2&IF1st) :-80dBc
I/Q singal IIP3:> 5dBm
OMAP AD9864 1 2
Receiver Front-end
The HF signal from the low-pass filter passes through the electrically tunable ILUVWVWDJHband-pass filter controlled
via APC/TV1 level, to remove out-of-band interference signal and to send wanted band-pass signal to
the low-noise amplifier (Q6005). The amplified signal goes to a VHFRQGVWDJHband-pass filter ZKLFKLVDOVR
controlled via APC/TV1level, to remove out-of-band interference signal generated during amplification,
and to send wanted HF signal to the mixer.
The wanted signal passes through the RF band-pass filter and low-noise amplifier and goes to the mixer
(D6009). Meanwhile, the first local oscillator (LO) signal generated by VCO passes through the low-pass
filter and also goes to the mixer (D6009). In the mixer, the wanted signal and the first LO signal are
mixed to generate the first IF signal (58.05MHz). Then the signal passes through the frequency selection
network composed of LC, to suppress carriers other than the first IF signal, and to increase the isolation
between the mixer and the IF filter. After that, the first IF signal is processed by the crystal filter (Z6001),
and is sent to the two-stage IF amplifier circuit (composed of PBR941) for amplification. Then the
amplified signal goes to the IF processor AD9864 (U6001) for processing.
20
Um (400-527MHz) Circuit Description
Receiver Back-end
The first IF signal (58.05MHz) output by the IF amplifier goes into AD9864 (U6001) via Pin 47, where the
signal is converted to the second IF signal (2.25MHz). Then the VHFRQG,)signal is converted to digital signal via
ADC sampling, and output via the SSI interface. Finally, the digital signal is sent to the DSP (OMAP5912)
for demodulation.
AD9864 employs reference frequency of 19.2MHz and shares the crystal with OMAP. The second LO
VCO comprises an oscillator, a varactor and some other components, to JHQHUDWH the LO signal
(55.8/60.3MHz). The 18MHz clock frequency is generated by the LC resonance loop.
5.2.3 FGU
The FGU is composed of VCO and PLL. It is the core module of the whole TX-RX system. This circuit
provides accurate carrier frequency during transmission, and stable LO signal during reception. ,WSOD\V
DSLYRWDOUROHDQGGHWHUPLQHVWKHSHUIRUPDQFHRIWKHV\VWHP.
21
Um (400-527MHz) Circuit Description
MOD1
VCO_L
341.95-400MHz
RX RX/TX RX/TX LPF
OSC
VCO Buffer VCO Amplifier
BPF
LPF 680MHz-1040MHz
Frequency
MCBSP2
Synthesizer
Adapt CV
OP
SW SW CV OUT
CV READ CTRL
Adapt
Control
OMAP
22
Um (400-527MHz) Troubleshooting Flow Chart
Yes Yes
The product powers on The RF circuit is The control circuit
normally?[1] normal?[2] is normal.
No
LED works normally? Replace LED
Yes
No
No
19.2MHz crystal Check U2013,
3V3D is normal?
oscillator is normal?[3] U309
Yes
Yes
Reset
No
Check the power-on
1V3D is normal?
circuit and U2014
Yes
No
1V8D is normal? Check U305
Yes
Completed
[1] After the radio powers on, the LED indicator and alert tone works properly.
23
Um (400-527MHz) Troubleshooting Flow Chart
[2] The RF power supply outputs normally, and the RX channel is on.
24
Um (400-527MHz) Troubleshooting Flow Chart
Yes Yes
Yes
No
The static working point Check Q6006,
of Q6006/Q6007 is Q6007
normal?[4]
Yes
Yes
No
LNA_Out outputs Check Q6005 and
normally?[8] front-end RF circuit
Yes
Yes Yes
First IF outputs No
Check Z6001, Q6006, Q6007
normally?[11] and peripheral circuits
Yes
Yes
Completed
25
Um (400-527MHz) Troubleshooting Flow Chart
[2] Output voltage at U2005 PIN5 or input voltage at Q6004 PIN4 is about 3.3V.
[3] Vbe: about 0.74V; Vce: about 2.5V (in the case of no signal reception).
[4] For Q6006, Vbe: about 0.76V; Vce: about 0.95V; for Q6007, Vbe: about 0.7V; Vce: 0.85V (in the case
of no signal reception).
[5] Cut off the front-end circuit, and input a 58.05MHz IF signal at C6009 to test IF sensitivity. Normally,
the IF sensitivity is -109dBm.
[8] Input a -30dBm RF signal and test at RP1. Normally, gain>10dB, output signal>-20dBm.
[9] Input a -30dBm RF signal and test at C6092 (do not cut off the back-end circuit). Normally, gain>1dB,
output signal>-29dBm.
[11] For input of -80dBm signal from L6028, gain>25dB, output signal>-55dBm; for input of -30dBm
signal, output signal>-20dBm.
[12] The input signal, with standard tuning information (AF=1KHz,FM=3KHz), is -47dBm.
26
Um (400-527MHz) Troubleshooting Flow Chart
No power
output
Yes
Yes
Yes
Replace Q7001
and U7001
No Yes
Power is normal?[6] Completed
Yes Yes
No
Power is normal? Completed
Yes
No Yes
Power is normal? Completed
No Yes
Yes Power is normal? Completed
Yes No Yes
Power is normal? Completed
Yes No Yes
Power is normal? Completed
27
Um (400-527MHz) Troubleshooting Flow Chart
[2] For low power, VGG: 1.8–2.1V; for high power, VGG: 2.4–2.8V.
[3] For low power, TV/APC: 1-1.3V; for high power, TV/APC: 1.8-2.1V.
[7] Start-up voltage of D7001: about 0.7V. The low-pass coil must be soldered appropriately and remain
in good condition. The spring plate for the antenna must well fit the antenna connector.
[9] Vdd: about 7.3V; for low power, Vgg: 1-1.2V; for high power, Vgg: 1.35-1.55V.
[10] Vdd: about 7.3V; for low power, Vgg: 1.8-2.1V; for high power, Vgg: 2.4-2.8V.
[11] Vc: about 4.8V; Vb: about 1.4V; Ve: about 1.1V.
[12] Vc: about 4.7V; Vb: about 0.7V; Ve: 0V. Start-up voltage of D9007: about 0.7V.
28
Um (400-527MHz) Troubleshooting Flow Chart
6.4 FGU
FGU check
Yes
No Yes No
Q8002/Q8003 is Q8004/Q8008 is Replace
VCO oscillates?
normal?[1] normal?[2] Q8004/Q8008
No Yes
Yes Check
Replace Q8004/Q8008 and
Q8002/Q8003 peripheral
components
No No
L8018/L8045 is Replace
CV is normal?[3]
normal?[4] L8018/L8045
Yes
Yes
No Q8007 is No
Replace Q8007 Feedback is Check feedback
normal?[5] output? circuit
Yes
Yes
Yes
Yes
Sky 72310 clock is
Completed
normal?[6]
No
[1] When low VOC is operating, output voltage by Q8002 PIN3: about 3V. When high VOC is operating,
29
Um (400-527MHz) Troubleshooting Flow Chart
[2] When high VOC is operating, voltage at Q8008 E: about 1.8V. When low VOC is operating, voltage at
Q8004 E: about 1.8V.
[3] The CV value varies with frequencies. Generally, it is within the range 0.5-4.5V.
30
Um (400-527MHz) Interface Definition
7. Interface Definition
7.1 J5002: 13PIN Interface
Signal IO Specification Description
Earpiece Load: 410Ω±5%, audio power W ≤ 30mw,
Max. voltage Vrms=3±0.5V(the voltage difference
Audio 8.4V max
EXT-SPKP/N between SPK- and SPK+)
Out 0.5A max
Remote speaker microphone: 16Ω speaker, rated
power=0.5W, Max. power=1.2W (differential output)
2.5V
EXT_MICP/N Audio In Voltage 2.5V, external MIC gain=-42±2dB (3V, 2.2k)
3 mA max
3V3D_Ext Power 3.3V+/-2% Output DC power supply, Imax=100mA
GND / / Ground (digital signal)
3.3V (interface
Acce_Sel1 In Common detection port 1
level)
Acce_Sel2 In 3.3V pull-up Common detection port 2
Acce_Sel3 I/O 3.3V pull-up Common monitoring port 3
EXT_PTT In 3.3V pull-up TX control (valid at low level)
Output pin for TD synchronous signal in DMR TD
TD_SYN Out 3.3V pull-up
testing
USB_DP/N I/O / USB data cable
31
Um (400-527MHz) Tuning Descriptions
8. Tuning Descriptions
8.1 Required Test Instruments
Radio test sets: Aeroflex 3920 and HP8921
Multimeter
Tuner software
Items Method
TX Section
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
2. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
“Reference Oscillator Warp” from the navigation tree on the left. Then
Reference Oscillator
click the “Transmit On” button.
Warp
3. Observe the frequency displayed on HP8921, and adjust the vernier until
the frequency offset is less than or equals to 40Hz.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
2. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
Transmit Power “Transmit Power Calibration” from the navigation tree on the left. Then
Calibration select an appropriate channel.
32
Um (400-527MHz) Tuning Descriptions
Items Method
L:1.2±0.1 W
H:4.2±0.1 W
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
IF Filter: 230kHz
De-Emphasis: OFF
Transmit-to-Deviation
3. Open the Tuner software, go to “TUNE_DATA -> TX” and double click
“Transmit-to-Deviation” from the navigation tree on the left. Then click the
“Transmit On” button.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to TX test mode.
IF Filter: 230kHz
3. Open the Tuner software, go to “TUNER_DATA -> TX” and double click
“Modulation Balance” from the navigation tree on the left. Then select an
appropriate channel.
5. Adjust the value in the dialog box until the frequency deviation displayed
on HP8921 is 5k±50Hz.
33
Um (400-527MHz) Tuning Descriptions
Items Method
6. Press the Enter key on the keyboard to confirm your settings if the value
is input via the keyboard. If the value is adjusted via the vernier, skip this
step.
RX Section
2. Connect the Audio Out port of the radio with the Audio In port of HP8921,
and set HP8921 to RX test mode.
De-Emphasis: 750 us
4. Observe the value displayed on the HP8921 and adjust the vernier until
Front-end Filter
the SINAD value is more than 14dB.
6. Observe the value displayed on the HP8921 and adjust the vernier until
the SINAD value is less than 14dB.
7. Press the Enter key on the keyboard to confirm your settings if the value
is input via the keyboard. If the value is adjusted via the vernier, skip this
step.
1. Connect the antenna connector of the radio with HP8921, and set
HP8921 to RX test mode.
3. Press the Enter key on the keyboard to confirm your settings if the value
is input via the keyboard. If the value is adjusted via the vernier, skip this
34
Um (400-527MHz) Tuning Descriptions
Items Method
step.
2. Open the Tuner software, go to “TUNE_DATA -> RX” and double click
“Mandown Calibration” from the navigation tree on the left.
Mandown Calibration
3. Click the “Read” button to read the calibration data.
Step 2 Select the channel to be tested and select “High Power” in the “Parameter”.
STD IB 511(.153)
Frequency Error≤100Hz
FSK Error≤5%
Magnitude Error≤1%
Receiving
Step 1 Open the Tuner software and go to “TEST -> RX”, and double click “Receiver BER (0.153)”
from the navigation tree on the left to open Receiver BER (0.153) interface.
STD IB 511(.153)
Lvl: -116.0dBm
36
Um (400-527MHz) PCB View
9. PCB View
9.1 Main Board
37
Um (400-527MHz) PCB View
38
Um (400-527MHz) PCB View
39
Um (400-527MHz) PCB View
40
Um (400-527MHz) PCB View
41
Um (400-527MHz) PCB View
42
Um (400-527MHz) Block Diagram
IF Processor
RX Switch
ADC9864
Baseband Power Supply
CODE
OMAP FGU
TLV320AIC29IRGZ
MIC SPK
TX
SDRAM Flash
43
Um (400-527MHz) Block Diagram
MOD1
VCO_L
341.95-400MHz
RX RX/TX RX/TX LPF
OSC
VCO Buffer VCO Amplifier
BPF
LPF 680MHz-1040MHz
Frequency
MCBSP2
Synthesizer
Adapt CV
OP
SW SW CV OUT
CV READ CTRL
Adapt
Control
OMAP
44
Um (400-527MHz) Block Diagram
RX
VCO
ANT
Tx/Rx Switch
P i A ttenuator
2
S21:-0.2dB
TV/APC
1
4CH DAC
TLV5614 LPF
S21:< -0.8dB
BW(-3dB):570MHZ
Stop band attenuation :-54dBc
MCBSP2
S21:12dB
NF:< 3dB
Stop band attenuation(-2&IF1st) :-80dBc
I/Q singal IIP3:> 5dBm
OMAP AD9864 1 2
I/V
convertor
RX/TX RX/TX LPF Subtracter
VCO Buffer VCO Amplifier
DAC
OMAP MCBSP2
TLV5614 TX_VCO Sampling
resistor
APC
MODULE
BATT+
45
Um (400-527MHz) Block Diagram
BB System
PLL
SKY72310
IF Processor
DAC
TLV5614IPW
RF Unit
AD9864
TX、RX、CTRL
BB Schematic Block SPI SSI SSI
Diagram
Power、IO CTRL
McBSP2_TX
McBSP2 RX
SPI(CS1 )
SPI(CS2)
S
MCSI1 SPI McBSP2 GPIOs F
I
M
Headset Audio Codec
Driver TLV320AIC29IRGZ
E
Nor FLASH and PsRAM
IIS McBSP1 128MBit+32MBit
DSP
Datax16
F S29GL128S10GHIV20
Mic IF
MCLK
TMS320C55x
SPI BELL
AMP
M
E
Speed:96MHz(max) Mobile SDRAM
McBSP3 Datax16 128Mb:8Mx16
W987D6HBGX6I
JTAG
OMAP5912
JTAG
MCLK19.2MHz
CLK
19.2M TCXO DSA321SDA
32.768KHz SSP-T7-F
J1001
PWM1/PWT
Audio PA Extend
TDA2822D
PWM0/PWT MPU
CS3
ARM926EJ-S
uWire
GPIOs KEY
MPUIOs IF USB IF
USB
Option KEY LEDUser Program
Detect
SW update
Acc_Sel
Ext_PTT
MIC Int_PTT
SPEAKER
Power System
RF PA 7.4V
RD07MUS2B
AF PA 7.4V
TDA2822D
VCO
U304
XC6204F502PR 3V3A_RX_RF
RX
5VA_TX
TX
VCCdigital:Digital supply,2.7V-3V-3.3V
U306
XC6204F502PR 5VA_FGU VCCxtal : Crystal oscillator ECL/CML, 2.7V-3V-3.3V;
U302
3V3A_RX
Vref DAC(TLV5604)
RP102N331B
VDDF Positive supply for ADC back end
Analog Voltage
VDDA Positive supply for ADC front end
2.7V-3V-3.6V
IF(AD9864)
Interface Voltage
VDDL Positive supply for LO synthesizer
1.8V-3.6V
U301
RP102N331B 3V3A DVDD 1.65V-1.8V-1.95V Digital Core
2V- 3.6V(MCLK=100M)
IOVDD
2V- 3.6V(MCLK=50M) I/O
1.1V-2.5V External
VREF
2.3V-2.5V-2.7V Pro=2.5V 1.25V Pro=1.25V SAR ADC reference voltage
VBAT 0.5V-6V Battery monitor input
Codec(TLV320AIC29IRGZR)
AVDD1 3V-3.3V-3.6V Audio ADC\DAC\Reference\SAR ADC
RESET OMAP5912ZZG
CVDD core logic and low voltage sections of I/O
BATT CVDDA
CVDDDLL
1.525V-1.6V-1.65V
1.525V-1.6V-1.65V
APLL provide 48MHz to peripherals
(DDR)SDRAM timing
7.4V
VCC
LED\PTT\SW_CHANEL\ACCEL
46
5 4 3 2 1
OMAP-CORE 电路
16FKHPDWLF'LDJUDP
D D
SSP-T7-F
4 3
1 2 C1002
X1001 NC
C1001 C1003 OMAP_19.2M 16
C1004 L1001
20pF 20pF
AA13
470nH
Y13
V13
P13
C1005 C1006
W3
Y2
1000pF
270pF 330pF
OSC32K_OUT
OSC1_OUT
VSS20
OSC32K_IN
CLK32K_IN
OSC1_IN
1V3D
A15
CVDD-1 M2
CVDD-2 Y9
CVDD-3 Y20
CVDD-4 AA3
CVDD1 A3 1V3D 1V3D
CVDD2-1 1V3D
A9
CVDD2-2 E2
CVDD2-3 C1007 C1008
U20 C1009 C1010 C1011 C1012
MPU_RST 4.7uF 4.7uF
B13 0.22uF 0.1uF 0.1uF 0.1uF
R12 CVDD3-1 B20
7 nRst PWRON_RESET CVDD3-2 J21
CVDD3-3
C 11,5 nRst_Out
AA20
RST_OUT/GPIO41 CVDD3-4
R20
1V3D
C
C1013 W12
CVDDRTC 1V3D
0.01uF R1002 10
A11 C1016 C1017 C1018 C1019
CVDDDLL 0.22uF 0.1uF 0.1uF 0.1uF
C1014 C1015
10 V5 0.22uF 1uF
Codec_19.2M MCLK/GPIO24
R1004 10
11 Y15 Y21
GPS_En BCLK/GPIO17 CVDDA 1V8D
C1022 C1023
R13
CLK32K_OUT/GPIO36/MPUIO0/UART1-TX 1uF
0.22uF C1025 C1026 C1027
Y4 0.22uF 3900pF 270pF
SYS_CLK_IN/UART2.BCLK 3V3D
A19
DVDD1-1 E21
DVDD1-2 L1002
AA2 2 1
DVDD2 Y7 3V3D
DVDD3 C1028
1V8D
0.1uF
A5
3V3D DVDD4-1 C1030 C1031 C1032 C1033 C1034
A7
DVDD4-2 0.22uF 3900pF 270pF 3900pF 3900pF
Y12 B10
RTC_ON_NOFF DVDD4-3 B14 L1003
DVDD4-4 3V3D_Flash 2 1
J20
MPU_BOOT C2 C1029
W19 DVDD5-1 H2 0.1uF
BFAIL/EXT_FIQ/UART3.CTS DVDD5-2 3V3D_Flash
R1
DVDD5-3 3V3D
B P12
VSS19
DVDD6
DVDD7
AA11
Y16 2
L1004
1
C1036
0.22uF B
L21
DVDD8 C1035
V18 U21
CONF DVDD9 0.1uF
V12
DVDDRTC
J1
LDO.FILTER
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
C1037 C1038
1uF 3300pF
U1002C
A13
A21
B1
B5
B7
B16
F20
G1
K2
K20
N1
R21
U2
W20
Y3
AA1
AA7
AA21
OMAP5912ZZG-1
A A
D D
U1002D
OMAP5912ZZG-1
3V3D
P3 8
GPIO5/FLASH.CS2U Pwr_Key_Det
10 Codec_nRst A17
GPIO34/LCD.P13 Y5 R1038
GPIO7/UART2.RCV Pwr_Hold 8
B17 10k
Opt_GPIO2 GPIO32/LCD.P11 Y8
C17 GPIO8/TRST
7 TX_En GPIO31/LCD.P10 Y1 11
GPIO16/FLASH.CS1U Acce_Sel3
8 DC2DC_Ctrl D16
GPIO30/LCD.P9 R10
C1024 GPIO23/MCLKREQ Ext_Pwr_En 7
D17
Opt_GPIO1 GPIO29/LCD.P8
270pF
10 Codec_Tone M18
GPIO50/PWT/TIMER.PWM0
C1039
3900pF
13,12 G20
RX_En GPIO62/MCBSP1.CLKS
C R1006 1k
N14 AA15
CH1 8
C
VCO_L_En SPIF.CS0/UART3.TX/MCBSP3.CLKX/GPIO45 GPIO39/UART1-IRSHDN
VCO_H_En R1007 1k W15 8
2LO_En GPIO40/BCLKREQ CH2
14 Temp_Det
P15 P11 8
C1040 C1041 C1042 C1043 C1044 GPIO44/uWIRE.CS3 GPIO55/MMC.CMD CH4
L15 V15 8
270pF 270pF 270pF 270pF 270pF GPIO38/CAM.HS GPIO56/MCSI1.DIN CH8
J18 V11 11
GPIO35/CAM.D7/UWIRE.CS0 GPIO57/MMC.CLK Ext_PTT
G13 R11 TD_Syn 11
GPIO33/LCD.P12 GPIO58
16 FL_Fastlock_Ctrl G19 L14 LCD_BL_Ctrl 11
GPIO28/KB.C5 GPIO49/PWL/TIMER.PWM1
3V3D 16 M14 V19 KB_BL_En 11
PLL_LD GPIO2 MPUIO1/uWIRE.SCLK
C1045
N15
270pF MPUIO2/SPIF.CS1/uWIRE.CS1
V8 Motor_En 11
R1031 R1035 10k MPUIO3/MMC2.DAT1
3V3D M19
GPIO37/CAM.RSTZ T20
1k MPUIO5/LOW_PWR/UART3.RTS Red_LED_En 8
11 M20
Acce_Sel2 GPIO15/TIMER.PWM2 W11 Green_LED_En 8
N21 MPUIO9/MPUIO6
11 Acce_Sel1 GPIO14/LCD.RED0 V10 4
MPUIO10/MPUIO7 Opt_GPIO3
7 N20
1_Wire GPIO11/HDQ W10 4
MPUIO11 Opt_GPIO4
P19
GPIO6/MCSI1.DIN/TIMER.EVENT3
B 8 Int_PTT
P20
GPIO4/SPIF.DIN/TIMER.EVENT4
MPUIO12/CAM.D0
L19
SPK_Sel 9 B
GPIO55/RTC_WAKE_INT
L18 Amp_En 9
C1046 P18 MPUIO14/CAM.VS
GPIO38/UART1-IRSEL
R1008 GPIO3/MCBSP3.FSX/LED1
10k
MPUIO5/MPUIO12
330pF R18
GPIO35/LCD.P14
GPIO0/USB.VBUS
GPIO2/LCD.P15
R19 R1009 1k RX_TX_LO
GPIO1/UART3.RTS
19 GPS_1PPS N19
R1010 GPIO13/LCD.BLUE0 Pre_Fastlock_Ctrl 16
C1047 C1048
10k
R1037 R1036
10k 10k 270pF 270pF
W5
W13
R14
C16
D15
A A
D
U1002A
OMAP5912ZZG-1
Flash_A[1..24] U1003 D
SDRAM_A[0..12]
SDRAM_A0 A2 J8 Flash_A1 nLCD_CS 11 Flash_A1 G1
1V8D SDRAM.A0 FLASH.A1 nLCD_CS A0
L1005 SDRAM_A1 B2 D3 Flash_A2 Flash_A2 F1
SDRAM.A1 FLASH.A2 nFlash_WE 11 A1
BLM15PD121SN1 SDRAM_A2 B6 C1 Flash_A3 nFlash_WE Flash_A3 E1 J2 Flash_D0
SDRAM.A2 FLASH.A3 nFlash_OE 11 A2 DQ0
1 2 SDRAM_A3 A1 E4 Flash_A4 nFlash_OE Flash_A4 D1 G3 Flash_D1
SDRAM_A4 G10 SDRAM.A3 FLASH.A4 D2 Flash_A5 Flash_A1 Flash_A5 F2 A3 DQ1 K3 Flash_D2
C1053 SDRAM.A4 FLASH.A5 Flash_A1 11 A4 DQ2
C1049 C1050 C1051 C1052 SDRAM_A5 B9 F4 Flash_A6 Flash_A6 E2 H4 Flash_D3
SDRAM_A6 G12 SDRAM.A5 FLASH.A6 E3 Flash_A7 Flash_D0 Flash_A7 D2 A5 DQ3 H5 Flash_D4
SDRAM.A6 FLASH.A7 Flash_D0 11 A6 DQ4
0.1uF 0.1uF 270pF 270pF 1uF SDRAM_A7 G11 J7 Flash_A8 Flash_A8 C2 K6 Flash_D5
SDRAM.A7 FLASH.A8 Flash_D1 11 A7 DQ5
SDRAM_A8 G9 F3 Flash_A9 Flash_D1 Flash_A9 C6 G6 Flash_D6
SDRAM_A9 B12 SDRAM.A8 FLASH.A9 G4 Flash_A10 Flash_D2 Flash_A10 E6 A8 DQ6 J7 Flash_D7
SDRAM.A9 FLASH.A10 Flash_D2 11 A9 DQ7
SDRAM_A10 B8 G3 Flash_A11 Flash_A11 F6 K2 Flash_D8
SDRAM.A10 FLASH.A11 Flash_D3 11 A10 DQ8
SDRAM_A11 H10 G2 Flash_A12 Flash_D3 Flash_A12 C7 H3 Flash_D9
U1001 SDRAM.A11 FLASH.A12 A11 DQ9
SDRAM_A12 H9 K8 Flash_A13 Flash_D4 11 Flash_A13 D7 J3 Flash_D10
SDRAM.A12 FLASH.A13 Flash_D4 A12 DQ10
W987D6HBGX6I H11 H4 Flash_A14 Flash_A14 E7 K4 Flash_D11
D3
C7
E7
A9
B3
A7
J9
VSSQD7
VSSQA3
VSSQB7
VSSE3
VSSJ1
Flash_D[0..15]
1V8D 3V3D_Flash
R1016 NC 3V3D_Flash
3V3D
C1056
C1081 C1055
R1017 0
0.22uF 0.22uF 1uF
A A
D
10k 10k 10k 10k 10k
D
G18 11
KP.R0/MPUIO8 KB_R0
12 T19 F19 11
AD9864_SPI_CS SPIF.CS2/MPUIO4/uWIRE.CS2/LED2 KP.R1/MPUIO9 KB_R1
12 U19 H14 11
AD9864_SPI_SCK SPIF.SCK/MPUIO1 KP.R2/MPUIO10 KB_R2
12 W21 E20 11
AD9864_SPI_DO SPIF.DOUT/GPIO46/uWIRE.SDO KP.R3/MPUIO13 KB_R3
U18 E19 11
12 AD9864_SPI_DIN SPIF.DIN/GPIO47/uWIRE.SDI KP.R4/MPUIO15 KB_R4
C1057 C1058 C1059
F18 KB_C0 11
R1019 100 M15 KB.C0/MPUIO0 D20
16 PLL_Clk MCSI1.CLK/GPIO7 KB.C1/MPUIO6 KB_C1 11
16 R1020 100 W8 D19 KB_C2 11
PLL_CS R1021 100 W14 MCSI1.SYNC/GPIO9 KB.C2/GPIO61 E18
16 PLL_Data MCSI1.DOUT/GPIO18 KB.C3/GPIO63 KB_C3 11
C21 KB_C4 11
KB.C4/GPIO27
C1060 C1061 C1062
V6
H15 UART2.TX/GPIO17 R9 GPS_UART2_TX 19
10 Codec_SSI_Wclk MCBSP1.FSX/GPIO53 UART2.RX/GPIO18 GPS_UART2_RX 19
10 R1023 100 G21
Codec_SSI_Bclk MCBSP1.CLKX/GPIO54
10 H18 C1068
Codec_SSI_DO MCBSP1.DX/GPIO52
10 H20 C1067
Codec_SSI_DI MCBSP1.DR/GPIO51 Y10
C1069 C1070 C1071 C1072 C1073 GPIO27/MCSI2.CLK W9 270pF
GPIO25/MCSI2.DOUT 270pF
V9
270pF 270pF 270pF 270pF 270pF GPIO7/MCSI2.SYNC AA9
GPIO26/MCSI2.DIN
R1024 100
16 Y6 K18
DAC_MCBSP2_Clk MCBSP2.CLKX/GPIO20 UART3.TX/GPIO32 Opt-UART3-TX
16 W7 K14
DAC_MCBSP2_FSX MCBSP2.FSX/GPIO21 UART3.RTS/GPIO29 Opt-UART3-RTS
16 P10 K15
DAC_MCBSP2_DX MCBSP2.DX/GPIO22 UART3.CTS/GPIO30 Opt-UART3-CTS
R1033 100 V7 K19
8 AD9864_MCBSP2_CLK MCBSP2.CLKR/GPIO11 UART3.RX/GPIO31 Opt-UART3-RX
W6
8 AD9864_MCBSP2_FS MCBSP2.FSR/GPIO12
AA5
8 AD9864_MCBSP2_DR MCBSP2.DR/GPIO19 TD1005 TD1006 TD1007 TD1008
C1074 C1075 C1076 C1077
EMU1 EMU0 TCK RTCK
47pF 47pF 47pF 47pF
1
B EMU1
W17
V16
EMU1
EMU0
B
EMU0 W18 TCK
N18 TCK Y17 RTCK
11 Opt_MCBSP3_FSX MCBSP3.FSX/GPIO12/TIMER.EXTCLK RTCK
11 W16 AA19 TDO
Opt_MCBSP3_Clkx MCBSP3.CLKX/GPIO42 TDO
11 P14 Y19 TDI
Opt_MCBSP3_DX MCBSP3.DX/GPIO43/MCSI1.CLK TDI
11 AA17 V17 TMS
Opt_MCBSP3_DR MCBSP3.DR/MCSI1.SYNC TMS Y18 nTRST
TRST
1
R1032
W4
LCD.PCLK
USB.PUEN 1.5k
R1028
LCD.HS
LCD.AC
LCD.VS
LCD.P0
LCD.P1
LCD.P2
LCD.P3
LCD.P4
LCD.P5
LCD.P6
LCD.P7
NC1
NC2
R1030
R1029
15k
D18
B21
C19
G14
H13
A20
B19
C18
B15
C20
C15
B18
L1
E5
U1002B 15k
OMAP5912ZZG-1
A A
7V4_Bat
POWER-1 电路 U2002
XC6204F502PR
L2002
BLM15PD121SN1
5VA_TX
4 5 1 2
C2002 Vin Vout
TP2001 2
BAT+ 1uF-16V Vss C2003 C2004 C2005
1
5 1 2 1 2 C2037 R2010
4
2.5A-32V NC 100k
3
D
5VA_FGU
2
R2037
1_Wire 4 U2003 L2003 D
1 C2007 C2008 C2009 C2010 C2011 XC6204F502PR BLM15PD121SN1
100 C2012
5.6pF 100pF 0.1uF 100pF 4.7uF-16V 4 5 1 2
1
0.1uF Vin Vout
D2001
pd_700_batb D2002 C2013 2
Vss C2014
PESD5V0S1UB C2015 C2016
PESD12VS1UB
1uF-16V
3 1 2.2uF 0.1uF 0.1uF
2
CE Nc
3V3A_RX
C2017
L2005 U2005
RP102N331B 0.1uF
BLM15PD121SN1
TP2004
1 2 1 5
AGND VDD VOUT
2 3V3D_RF
C2032 3 GND 4
C2020 CE NC R2003 R2004
4.7uF-16V 100k 10k
1
3V3A_FGU
L2004 U2001
BLM15PD121SN1 ADP150AUJZ-3.3-R7
R2005
1 2 1 5
2 VDD VOUT
C C2019
C2018 3 GND
CE NC
4
0
R2006
3V3D
C
4.7uF-16V C2023 C2021 4.7K
0.22uF-10V C2022
0.1uF 270pF
1uF
3V3A
U2004 TD2002 U2006 R2007
L2006
XC6118N28AMR_G 0
BLM15PD121SN1 RP102N331B 3.3V
1 2 1 5 1
VDD VOUT 3 nRst 1 3
2 VOUT VIN
GND 4
C2024 3 4 3V3D VSEN
C2025 CE NC C2026
C2027 C2028
R2008
0.22uF-10V 4.7uF-16V 270pF 2 5
1uF-16V 0.1uF VSS CD
3V3D_GPS NC
C2035
C2034
0.1uF
0.68uF-K
R2009
3V6D
0
L2007 L2008 C2082 C2083
BLM15PD121SN1 U2013
LQM21PN3R3NGRD
1 2 2 6 1uF 270pF
VIN VOUT1 4
1 VOUT2 3V3D_EXT
C2029 C2084 EN1
VSS
C2081 3
C2033 0.22uF-10V EN2
0.1uF
1uF-16V XC6415GG17MR
5
4 Ext_Pwr_En
TD2005
3.3V
3V3D_RF
L2009 U2007 3V3D
1
BLM15PD121SN1 RP102N331B
L2010 R2015
1 2 1 5 1 2
2 VDD VOUT
GND C2040 BLM15PD121SN1 0
3 4 C2039 C2045
C2041 C2042 C2043 CE NC C2044
1V3D
2.2uF 270pF
0.1uF 0.1uF 1uF-16V 2.2uF 270pF
TD2004
1.8V
1V8D
L2011 U2008
C2046 BLM15PD121SN1 TLV70018DDCR
1
470pF
470pF4844 1 2 1 5
2 VDD VOUT
C2048 3 GND 4 C2049 C2050
C2051 CE NC
1uF-16V 2.2uF 270pF
0.1uF
A A
1
U2010
VDD VOUT
5
POWER-2 电路
2 3V3D
C2057 GND C2086
3 4
CE NC
1uF-16V 2.2uF
TLV70018DDCR S2002
R2012 TP70GF4162SPY
7V4_Bat 15k
4 CH8 6 1
5
1 8
2 CH1 4
TP2002 4 CH2 C C CH4 4
R2011 4 3
Power_En 4 2
D 1k
Pwr_Key_Det 4
C2059 C2060 C2061 C2062 D
3
S2001
TP76N17NRY_717415F 7V4_Int 270pF 270pF
Q2002 270pF 270pF
R2014
R2013 0
049 5 1 2
NTA7002N
1V8A_Vol 4 2
47k
4
1
1
D2003
D2004
3
1
R2019
D2008 D2009 C2058 10 100k
Vol
D2005
0.1uF
2
1
3
D2006 3
2
R2016
2
PESD5V0S1UB Pwr_Hold
10k
DAN222
2
L2013
LQM21PN3R3NGRD C2064
C2063
C2065 0.1uF-16V 10uF-16V
C C
1
2 7
FSEL SW
3
EN
R2022 C2070 C2066 C2067 C2068 C2069
PGND
4 5 R2020
EPAD
0 SYNC FB
180k-1% 22uF 22uF 3900pF 0.1uF 22uF
8
Q2004
UMG3N
3V3D_RF D2007 5
1 4
R2024 R2027 Red_LED_En
2 680
51k-1% 1 2
3 R2026 120
3 4
C2072 Green_LED_En
C2071 4
1uF 12-22RG/TR8
0.01uF R2028 R2038
100k 100k
3V6D
L2018 L2017
1 2 1 2
NC BLM15PD121SN1
C2073 C2074
B 0.1uF-16V 10uF-16V
B
1
S1023AS-150M
L2016
2 7
FSEL SW 0
3
EN C2076 C2077 C2078 C2079
R2029 R2031 C2075
PGND
4 5
EPAD
0
270pF 47k
R2034
R2035
470k-1%
150k-1%
3V3D
RT2001
A 100k A
3
Q2005
t
2 R2036
NTA7002N 8.2k C2080 Hytera Communications Co.Ltd.
0.1uF Model Name:
1
4
49 File No.: <orgaddr2> Rev: A01
1
D L3001
D
BLM15PD121SN1
2
C3001 C3005 C3006 C3007 C3008 C3009 C3026
1uF 0.1uF
1uF-16V 10uF-16V 10uF-16V
10uF-16V 270pF
TP5005
Ext_Spkp
C3010 4700pF
C3011 2700pF
C3012
14
16
3
0.1uF
R3001 10k-1%
10 Codec_Out 7
FB
VDD
PVDD1
PVDD2
C3013 0.1uF L3003S1023AS-150M
R3002 18k-1%
8 4 11,9
IN BOOT+ Ext_Spkp
C3014
20 C3015
MUTE 8200pF
1
OUT1+ 0.33uF
19 2 C3016
R3003 SHDN OUT2+
10k U3001 18 0.056uF-50V
6 OUT1- 17 R3004
SDA/VOL MAX9768BETG OUT2-
R3006 10k 22
C 3V3D
R3007 NC
5
SCLK
C3017 0.1uF
15
L3005 S1023AS-150M
11,9
C
24 BOOT- Ext_Spkn
ADDR1 C3018 C3019
4 Amp_En 2.2uF
23 10 8200pF
ADDR2 BIAS
R3008
PGND1
PGND2
100k R3009 NC
12 13
GND1
GND2
3V3D SYNC SYNCOUT
EP
C3020
9
11
25
21
22
NC
11,9 Ext_Spkp
7
5
Q3001
D1b
D1a
D2a
D2b
S1
S2
TT8M11
TP5002 TP5004
Int_SpkpInt_Spkn
B B
1
D3001
PESD12VS1UB
7V4_Bat
7V4_Bat
2 G1
4 G2
2
Q3003 J3001
R3010 100k Int_Spkp 1
4 3
2
C3021 J3002
Q3004 D3003
5 3 DTC114EE Int_Spkn 1
2
4,9 2 270pF
Spk_Sel 2 PESD5V0S1UB
C3023 Spk_Sel 4,9 D3002
C3022
1
R3011 PESD12VS1UB
1 6 0.1uF
100k 0.1uF
1
1
EMD22
G1 2
G2 4
Q3002
TT8M11
A A
S1
S2
D1b
D1a
D2a
D2b
7
D D
Codec_SSI_Bclk 6
1V8D Codec_SSI_Wclk 6
Codec_SSI_DO 6
Codec_SSI_DI 6 C3024 0.01uF
0.01uF51
1
L3007 C3025 1uF
R3013 470k-1%
AF-CODEC-IN Codec_Tone 4
BLM15PD121SN1
C3050 270pF
2
Codec_19.2M 3 C3052 1uF
R3029 0R
C3028 Codec_uW_Clk Opt_Codec_In 18
6
Codec_uW_DI 6
0.22uF Codec_uW_DO 6
Codec_uW_CS 6
R3030 10k
AF-CODEC-OUT Opt_Codec_Out 18
U3002 C3053 C3045
49
48
47
46
45
44
43
42
41
40
39
38
37
TLV320AIC29IRGZ
3900pF 270pF
C3031 C3032
L3008
EP
DVSS
BCLK
WCLK
MCLK
SCLK
MOSI
SS
DAV
SDOUT
MISO
DVDD
SDIN
BLM15PD121SN1
0.01uF 0.22uF
3V3D 1 2 1 36
R3016 2 IOVDD DRVSS2 35
3 PWR_DN OUT8P 34 3V3A-C
10k
C 4 Codec_nRst
4
5
RESET
GPIO2
BVDD
OUT8N
33
32 C3034
C
L3009 C3033
6 GPIO1 DRVSS1 31
BLM15PD121SN1 AVDD2 VGND/CP_OUTN TP3002
7 30 2.2uF 0.01uF
1 2 3V3A-C 8 AVSS2 SPKFC 29
3V3A AVDD1 DRVDD
9 28
BUZZ_IN/CP_INN
NC1 SPK2
1
C3035 10 27
MICBIAS_HND
MICBIAS_HED
NC2 SPK1 Codec_Out 9
11 26
C3036
MICIN_HND
MICIN_HED
0.01uF 12 NC3 OUT32N 25
CP_OUTP
2.2uF NC4 MIC_DET
CP_INP
AVSS1
VREF
AUX2
AUX1
VBAT
R3017 15k-1% R3018 1k-1% R3019 1.2k-1%
13
14
15
16
17
18
19
20
21
22
23
24
Vref=2.5V
Ext_Micp 11
R3020 47k-1% C3037
C3038
AF-CODEC-OUT
7V4_Int C3039
AF-CODEC-IN
1uF 1uF
R3022 15k-1%
C3040 0.1uF 270pF
C3043
L3010
1uF
BLM15AG121SN1
8 C3046
B Vol
1 2
B3003 B
R3027 C3042 0.1uF 1
+
1
2
100k C3055 D3008 -
C3048
270pF C3054 OBE27P42
PESD5V0S1UB
270pF
270pF
0.1uF
2
R3021
2.2k-1%
A A
2
D5001 C5003
MOTO-
1N4148WS 0.1uF
C5126 C5125
1
270pF 270pF
3
C5001 Ext_Spkp 9
BSH103 2.2k
Ext_Spkn 9
D
1
Motor_En 4
D
1
22uF TP5022
Q5001 R5002
TD_Syn D5019 D5018
2
R5003 C5004
2
R5009
TP5003 TP5021
2
100k 270pF
0 USB_DP USB_DN
L5007 J5002
D5022
3V3D_EXT 1 2 1 20
4 Acce_Sel1 2 19
4 Acce_Sel2 3 18
1
4 Acce_Sel3 4 17
5 16
TD_Syn
MOTO- 6 15
6
USB_DN
MOTO+ 7 14
USB_DP
8 13 Int_PTT
9 12 L5006 1 2
C5145 C5146 C5147 C5148 10 11 L5005 1 2 Ext_Micp
Ext_Micn
1000pF 1000pF 1000pF 1000pF AXK6F20547YG
3V3D
6
3
1
C5013 C5012 C5142
U5001
3V3D D5026
R5024 R5025
MMA7660FC 1000pF 270pF 270pF TP5015 TP5020
3.3K 3.3K Int_PTT Ext_Micp
3V3D 1 10 TP5014 TP5013 TP5023
2 REV1 REV2 9 KB_R0 SK2 Ext_PTT
R5026 N/C DVDD
3 8
1
4 AVDD DVSS 7
33 AVSS SDA MD_IIC_SDA 6
5 6 6 D5028
INT SCL MD_IIC_SCL
C5120 C5121 11 12
11 12
C5122 KB_C0
2.2uF 0.1uF
4 KB_R0 KB_R0
0.1uF
Ext_PTT
4
C5144 C5143 C5149
LED_K D5029
C Q5008
C
3
3
4 LCD_BL_Ctrl
2.2k
R5028 C5127
2
100k 270pF
U5011 U5012
NUF6400MNTBG NUF6400MNTBG
5 7 6 7 6 5
Flash_D1 7 6 5 Flash_D0
5
8 8 7 6 5
5
Flash_D3 8 5 4 Flash_D2
5
9 9 8 5 4
5
Flash_D5 9 4 3 Flash_D4
5
10 10 9 4 3
5
Flash_D7 10 3 2 Flash_D6
5
11 11 10 3 2
5
Flash_D9 11 2 1 Flash_D8
5 12 12 11 2 1
5
Flash_D11 Flash_D10
GND
GND
12 1 J5001 12 1 3V6D
13
14
13
14
1 2
3 4
13
14
15
13 13
14 14
15 15
1
5 6
7 8
9 10 C5135
U5019 11 12 D5027 270pF
13
14
GND
NUF6400MNTBG 13 14 12 1
15
14
13
12 1 Flash_D12 5 U5018
2
5
7 6 15 16 11 2 5
Flash_D13 Flash_D14
8 7 6 5 17 18 10 11 2 3 nLCD_CS
13
14
15
R5036 100 5 Flash_D15 5 U5017
GND
14
13
3,5 nRst_Out
9 8 5 4 19 20 9 10 3 4 5 J5003 1 12 11
Opt_MCBSP3_Clkx
5 nFlash_WE
10 9 4 3 21 22 8 9 4 5 Flash_A1
5
1 30 2 1 12 11 11
nFlash_OE Opt_MCBSP3_DR
13
14
GND
11 10 3 2 IMO 23 24 7 8 5 6 12 1 2 29 3 2 11 10
11 Opt_Codec_In Opt_GPIO3 4
12 11 2 1 25 26 7 6
11 Opt_Codec_Out 11 12 1 2 3 28 4 3 10 9 4
Opt_GPIO4
GND
12 1 27 28 3V3D 10 11 2 3 4 27 5 4 9 8
3V6D C5133 U5020 NUF6400MNTBG 11 Opt_MCBSP3_DX Opt_MCBSP3_FSX 11
13
14
29 30 9 10 3 4 5 26 6 5 8 7
C5002 Opt-UART3-RTS 9 4 6 7 KB_BL_En 4
8 5 6 25
B 270pF Opt-UART3-TX 8 5
B
13
14
15
7 6 7 24 NUF6400MNTBG
22uF 2000P-30G-220-0101 Opt-UART3-RX 7 6 8 23
9 22
1
3V3D_Flash NUF6400MNTBG
10 21
15
14
13
R5033 33 U5014
Opt-UART3-TX Opt-UART3-RX 11 20
R5034 33 LED_K
RD5002 RD5001 12 19
13
14
15
R5035 33
GND
14
13
C5137 U5013 13 18 1 12 KB_C4 6
C5130 C5139 C5140 C5141 14 17 2 1 12 11
270pF KB_R4 6
13
14
GND
12 1 15 16 3 2 11 10
6 KB_R1 12 1 3 10 Opt_GPIO1 5
0.1uF 270pF 270pF 270pF 6 KB_R3 11 2 4 9
11 2 4 9 Opt-UART3-CTS
6 KB_C0 10 3 AXK6F30347YG 5 8 5
10 3 5 8 Opt_GPIO2
6 KB_C1 9 4 6 7 KB_R2 6
8 9 4 5 6 7
6 KB_C2 8 5
6 KB_C3 7 6
7 6 NUF6400MNTBG
NUF6400MNTBG
A A
5 4 3 2 1
5 4 3 2 1
RX-BACK-END电路
3V3A_FGU
L6017
BLM15PD121SN1
2 1
D 5VA_FGU Q6001
D
EM6M2
L6003 Q6002 R6003
NC(BLM15PD121SN1) NC(2SC4617) 82K
3V3A_RX 3V3A_IF 3V3A_IFMX
L6001 L6002 2 1 3 1 6 1
1 2 R6002
1k
C6006 R6008 2 2LO_En
BLM18AG601SN1 BLM15PD121SN1 C6011 3
C6001 NC(470pF) NC(4.7k) 5
0.022uF
2
2.2uF
TP6002
2LO_CV
4 3
TP6004 C6016
2LO C6005
1
2.2uF/10v
0.1uF
R6001
1
10k R6004
150
C6017
L6005 CP_2LO
15pF
14 IF_Out 2LO_Out R6007 R6006 C6003
270nH 100 7.5k C6002 R6005
C6007 5600pF
C6009 L6004 0.012uF 1.2k
12pF
0.01uF 6.8uH
Q6003
3V3A_IFMX
3
2SC3356 C6014 C6021 C6012
C6022 C6013 0.01uF C6015
27pF 7.5pF 56pF
0.1uF 0.1uF C6008
2
0.22uF
C6020 C6018 0.01uF
C C
1
R6009 0.1uF C6019
51
3V3A_IFMX 3V3A_IFMX 47pF L6006 D6001
1
220nH(HQ) 1SV305
L6009 2LO_Out
5VA_FGU
BLM15PD121SN1
2
C6023 R6010
C6024 0.01uF C6026
C6025 1 2 20pF
R6011 100pF 10k
0.1uF
L6007 L6008 C6027 CP_2LO 390
10uH 10uH C6028
0.1uF
0.01uF
48
47
46
45
44
43
42
41
40
39
38
37
C6029
220pF
49
VDDI
GNDI
LOP
VDDP
GNDP
PRPAD
CXIF
CXVM
CXVL
VDDL
IOUTL
IFIN
LON
L6010
3V3A_IF 470nH
1 36
MXOP GNDL C6030 0.01uF
2 35
MXON FREF AD9864_19.2M 2
3 34
C6031 C6032 4 GNDF GNDS2 33
IF2N SYNCB 3V3D_RF
C6033 100pF 100pF
100pF55 5 32
IF2P GNDH R6012 10k
3V3A_IF 0.1uF 6 U6001 31
C6034 7 VDDF FS 30
2200pF 8 GCP AD9864 DOUTB 29 C6035
9 GCN DOUTA 28
VDDA CLKOUT C6039
10 27 1 2 C6038 470pF
GNDA VDDH 3V3D_RF AD9864_MCBSP2_FS 5
L6011 C6036 11 26 3V3A_IF 470pF
VREFP VDDD L6012 AD9864_SPI_DIN 5
4.7uH 0.1uF 12 25 C6040 470pF
VREFN PE C6041 BLM15PD121SN1 AD9864_MCBSP2_DR 5
0.1uF
GNDS1
IOUTC
GNDQ
GNDC
GNDD
AD9864_MCBSP2_CLK 5
VDDQ
C6037
VDDC
RREF
CLKN
CLKP
0.1uF
B C6042 0.01uF C6043
B
PC
PD
100pF 100pF
13
14
15
16
17
18
19
20
21
22
23
24
R6013 AD9864_SPI_CS 5
100k AD9864_SPI_DO 5
AD9864_SPI_SCK 5
3V3A_IF
CP_18MHz
C6045
3V3A_IF C6044
0.1uF
0.01uF
R6014 L6013
3.9uH
C6046
1.8k 0.01uF
CP_18MHz
1
10k
39pF
C6049 C6050
C6048 R6017 D6002
NC 5.6pF
3300pF 820 1SV305
2
1
+ C6051
A 0.68uF/10v A
2
Q6004
L6014 EM6M2
3V3A_RX_RF R6018
3V3A_RX BLM15PD121SN1
D
100
1 2 4 3 D
C6052 C6053 R6021 C6054
5 R6020 1000pF
0.1uF 470pF NC L6015
2 10k
R6019 100nH
82K
C6055
6 1
100pF
R6022 C6060 C6061
C6056 C6057 C6058 C6059 C6062
4pF 2pF R6047
L6016 2.2k 470pF NC 15 4pF
0.68uF 0
4,12 RX_En 330nH LNA_Out
C6063 C6064
3
C6065 C6066 L6019 L6020 C6103 C6104
L6018 6pF 3pF C6067 R6046 R6048
6pF 20pF 22nH NC 100pF 100pF C6068
0 7pF NC NC
1 Q6005 5pF
15 RX AT-41511
C6101 C6102
1SV323 D6004
1SV323 D6005
1
1
C6070 C6071 C6073
C6072 100pF 100pF
NC 0 4pF C6077 C6078
2
4
4pF L6021 R6023 C6074 C6075 C6076
3pF 2pF
10nH(HQ)
100k R6024
100k R6025
5.6k 2.2pF 470 470
1SV323 D6007
1SV323 D6008
1
1
D6003
1
2
C6079 C6080
1SV329 D6006
100k R6026
2.7pF RB706F_40
100k R6027
100k R6028
2.7pF
2
L6022
2
L6023
17nH 17nH
C L6024
L6026
C
L6025
10nH(HQ) 17nH
17nH
R6029
10k
14,16 TV/APC
C6081 C6082
470pF 0.01uF
3V3A_RX_RF
C6085
C6084 R6030
0.1uF R6031
0.022uF 560
3.9k
B C6086 B
0.022uF R6033 C6087 R6035
330 L6027 0.1uF
R6034 51
C6088 330nH C6089
R6038
LNA_Out 33k 0.022uF 0.022uF
10k
IF_Out 12
4
4BMH Z6001
T6001 58.05MHz
2
3
L6028 L6029 C6092
C6090 C6091
470nH 680nH 0.022uF
GND GND
NC NC
3
1 IN OUT
4 2 2
Q6006
Q6007
3
1
51 18pF 15pF R6043
17 RX_LO 10pF 100k
2
56k
C6093 4 3 C6097 C6098
270pF 3.6pF 4pF
R6044 5 2 1 4
NC + -
6 1 L6030
C6100
T6002 82nH
9pF
4BMH
3
D6009
HSMS-2827
C6099
82pF
A A
Hytera Communications Co.Ltd.
Model Name: PD600/PD680 Um C板原理图 Page: 13 of 18
R7043
R7018 R7002
0.1 R7047 10K
NC 43K
R7042 NC R7045 R7017 150K
0.1
1
D7003 C7015 100pF
1SS390
VDD_OP
R7013
2
150K
150K
R7041 C7006
8
R7010
R7044 U7002B 3300pF
R7032 R7037 6 - 82k
2.7K
120 22 7
5 +
NJM2904
150K
4
R7003 R7046 VDD_OP
1
4
Q7001 10k
UMT1N
R7004 C7002
C 2 5
15K 470pF 1000pF C
U7001A C7001
8
R7005
2 - 1k
6
1
VGG 15
3 +
NJM2904
4
R7007 R7008 C7003
C7005 R7006 15K 82K NC
470pF 10k
R7009
82K
Q7009 1
B B
0
XC6118N28AMR_G
2
Temp_Det 1 3 R7048
VOUT VIN 4 2.8V 3 4
VSEN NC
R7014
5
2 5 R7029 R7049
VSS CD 2
R7016 TX_En 82K
NC
56K-1% 13,16 1K
C7071
470pF 1 6
EM6M2
A A
1
D L7001
R7019
120
D
BLM18SG121TN1
1
C7007 C7008 + C7012 C7011 C7010 C7009 L7906
NC NC 17nH
10uF/16V 0.1uF 470pF 47pF L7904
2
220nH C7013 C7014
470pF 0.1uF
L7907 ANT1
C7017
18nH C7024 C7025 C7026
NC 0.6pF 1.6pF NC
C7042
C7018 C7020 C7073 C7066 C7021 C7022 C7023 C7067
1
3300pF 56pF NC NC NC NC NC 3.9pF
NC
C7068 C7069 C7070 C7048 C7027 C7028 D7001 C7029
NC NC NC 24pF 100pF 100pF HVU131 470pF L7901 L7902 L7903
C7030 C7031 1 2
R7021 100pF 100pF
Q7003 17nH 17nH 17nH
3
330 Q7002 RD07MUS2B
3
L7005
RD01MUS2
12 C7045 C7033 C7072 C7065 C7044 C7034 C7040 C7035 C7036 C7037 C7039 C7041 C7043
R7022
1 12pF C7046 C7047 C7054 C7056 1 NC 20pF NC 20pF 6.8pF NC NC 3.9pF 8pF 5.6pF 5.6pF NC
10k
10k565
NC 30pF 30pF
NC
C7049 R7024
2
2
R7023
NC 150 100
C C7032
ANT-GPS
13
C
NC
R7026 R7027
C7050 R7025 4.7K 6.8K R7028 C7051 L7905 C7038
0.1uF NC 8.2k 470pF 16nH 0
VGG 14
1
C7053 D7002
C7052
NC NC RN142STE61
2
RX
5VA_TX 13
1
L7007
12
2
B B
C7057 C7058
470pF NC
R7031
R7030 L7008 20k
2.2K 18nH
C7064
L7009 C7059 R7039
NC
8.2nH 8.2pF NC
1
D7004
A 1SS390 A
2
Rev: A01
56
File No.: <orgaddr2>
Prepare: Check:
CHEN LINGWEI XXX Approve: XXX
5 4 3 2 1
FGU-PLL/DAC 电路
3V3A_FGU_PLL
3V3A_FGU
1 2
TP8002
1
L8001 R8001
C8001 C8004 PLL_Clk
D
BLM15PD121SN1 C8011 C8110 100
D
+
C8057 470pF
1
0.1uF 470pF 0.1uF
4.7uF/16V PLL_Clk [4]
2
[15] Fback TP8003
3V3A_FGU 5VA_FGU C8003
PLL_CS
C8005 470pF
BLM15PD121SN1
1
U8001 PLL_CS [4]
1 2 0.1uF
1k R8010 1 24
1
R8003 10 470pF VCCecl/cml Mux_out TP8004
[4] PLL_LD L8002 C8010 2 22
+ C8008 C8009 Fvco_main Clock PLL_Data
C8038 3 21
1
0 R8014 0.1uF 470pF Fvco_main CS 20
4.7uF/16V Data PLL_Data [4]
C8015 5
2
1
4 VCCcp_main 19
C8023 D8001 0.1uF PLL_LD_PS LD/PS_main VCCdigital
CV 6
NC BA277 [15] CPout_main 7 L8003
R8008 33 1000pF C8012 NC1
R8007 220 8 13
R8009 Xtalacgnd/OSC NC2 2 1 3V3A_FGU_PLL
U8002 C8013 9 14
2
R8006 68 3V3A_FGU_PLL Xtalin/OSC NC3
PLL_LD_PS 100k C8014 R8012 10 15 R8011 10
TS5A3159DCKR Xtalout/NC NC4 C8017 C8018
0.1uF 0.1uF 47 16 BLM15PD121SN1
2
1uF C8022 R8013 NC5 0.1uF 0.1uF
1 2 11 17
4 3 C8016 VCCxtal NC6
1
COM NC TP8001 18
Vcc GND
EP
[4] C8019 BLM15PD121SN1 GNDxtal NC8 C8026 C8025 R8016
FL_Fastlock_Ctrl 6 1 TP8005 C8020 BLM15PD121SN1
IN NO SKY72310 0.1uF 10uF/10V 33
GND 0.012uF R8015 0.1uF 1 2 3V3A_FGU
25
R8018 1k
4
10
1
C8028 C8024
5
5 X8001
OUT
VCC VCONT
5VA_FGU C8021 +
470pF
1000pF 470pF DSA321SDA
6
GND
C D8004 R8017 0
C
2
1 2 D8002 D8003 R8019 68 C8029 C8030 C8031 C8032 C8033
C8034 Freq_TV [14]
1 2 1 2 1 2 C8027 10pF
1
L8007
C8040 0.47uF 0.47uF 0.47uF 0.33uF 0.33uF R8020
RB520S-30 RB520S-30 C8035
BLM15PD121SN1 470pF 1k
RB520S-30 R8022 L8006 0.56uH
R8021 470pF
10 120 R8023 C8036 1000pF
C8037
C8039 220pF
NC 220pF
U8003
0.1uF
1
5 1
Q8009 Vcc Vin 2 OMAP_19.2M [5]
4 OUT 3 C8041
EM6M2 ON/OFF GND R8024 0 470pF
C8102
FSA66P5X L8030 0
AD9864_19.2M [10]
6
Pre_Fastlock_Ctrl 82k
R8040
1000pF C8059 C8058
[4]
NC NC
R8025 1k
C8042
470pF
5VA_FGU
VCC_DAC_Ref15
L8008
3V3D_RF R8027 5VA_FGU
BLM15PD121SN1
B 1 10
0 R8029 10k
B
R8028 R8030 10k
1
R8026 Freq_TV [14]
C8043 L8009
C8044
1
C8119 VCC_DAC_Ref15
1uF 10k C8045 C8046 C8047
+ BLM15PD121SN1
1000pF 4.7uF/16V
R8031 10k NC NC NC
2
2
1
R8036 33 MOD_H [15] C8053 R8037
1 16 1uF
[4] DAC_MCBSP2_DX DVDD AVDD 0.1uF 470pF 33k +
2 15 C8050 C8051 C8052 C8145
C8049 3 PD REFINAB 14
LDAC OUTA 3300pF 330pF 33pF 4.7uF/16V
47pF 4 13
2
5 DIN OUTB 12
6 SCLK OUTC 11
R8038 33 CS OUTD 10k VCC_DAC_Ref10 C8147 C8054
7 10 R8039
[4] DAC_MCBSP2_Clk FS REFINCD
8 9 470pF 0.1uF
DGND AGND
C8056 R8042
U8004 R8045 0 TV/APC [11]
47pF 100k
C8060 R8044
R8043
33 C8062 100k
[4] DAC_MCBSP2_FSX VCC_DAC_Ref10 1uF
NC
C8061
47pF
A A
10
5 R8047 C8066
C8063 C8064 R8049 R8048
2
D
R8046 C8065
470pF 0.1uF [4] VCO_L_En 82K 4.7K D
2
L8013 1K 470pF 470pF
3.3k C8067
470pF
390nH 1 6
1
C8068
+ 3V3A_FGU
C8070 C8071 R8051 C8069
470pF 0.1uF 8.2k
VCC_VCO_H 2.2uF/10V
L8015
2
470pF R8050 EM6M2 Q8003
L8014 NC
100 2 1 2 1
3 4
1
R8052 NC
L8016
R8053 5 C8073 C8075 +
390nH C8074
VCO_H_En 2 82K 470pF 0.1uF
[4]
1K 10uF/10V
C8078
2
3
C8076 C8077 C8072
470pF EM6M2 Q8005
D8006 4pF 7pF 6pF 1 6 L8017
1 2 2
82K BLM15PD121SN1
Q8004
1 6 2 1
L8018 1SV305 2SC5010
220nH C8080 R8054
D8007
1
1 2 C8079 C8085
1pF D8008 2 C8081 C8082
39pF 1 5 470pF 0.1uF
1SV323 5pF C8083
C8084 3
1
2 1 1 2 2 1
16nH 22nH
BLM15PD121SN1 BLM15PD121SN1
C8091
R8056 BLM15PD121SN1 C8089 C8090
22 R8057 470pF
L8025 0.1uF 0.1uF
47
390nH C8109
3pF
5VA_FGU
C8095
L8029 C8093
L8026 L8027 U8005
1 2 470pF R8059 33pF
100nH 2.2pF
C8094 33nH 3.3k 6 1 Rx_LO 13
L8031 VDD OUT1
BLM15PD121SN1 470pF
33nH R8058 15nH
R8060 6pF C8096
10k L8035
C8097 100k VCC_VCO_H 5 2
input GND
6
C8117 C8118
15nH
3
0.1uF R8062 C8104 C8100 C8106 C8103 C8098
R8061 3.3pF
Vcc
150k 2.2uF 120pF 8pF 22pF L8032 4 3 3.3pF
47k Vcont OUT2
2
GND1
GND2
GND3
L8034 33nH 4pF UPD5713
1
1
[14] C8108 D8012 C8111 uPC8179TB C8112
39k R8065 R8066 R8067
1
2
3
5
1SV279 820 820 NC Q8006 27nH 8.2k
CV 0.1uF R8069 33pF
2
27 RX_TX_LO Tx_LO
C8114 1K C8116 15nH 15
R8068 C8113
C8115 470pF L8028
R8070
L8037 470pF 0.1uF C8101 C8099
B 3.3k 390nH
C8120 470pF
3.3pF
3.3pF B
C8133 C8130 C8134 L8040 C8126 L8041 C8127 L8042 C8128 C8129
D8015 7pF 5pF Fback [14]
1 2 0.5pF 2 18nH
8.2nH 8.2nH
1
Q8008 3pF 1.5pF 3pF 220pF
22pF
1
2
1SV305 8pF
2
1
18nH
C8146
12pF C8141
L8053
390nH C8139 1.5pF
1pF
Hytera Communications Co.Ltd.
Model Name: PD600/PD680 Um C板原理图 Page: 17 of 18
2
L9007 L9009
L9008
L9006
BLM15AG121SN1 3.3nH 3.3nH
3.3nH
C C
1
C9087
C9084 C9076 C9083
1uF 0.1uF 56pF
56pF
R9017
TP9009 330R
U9007 L9010
GPS_UART2_RX 1 11 39nH+/-2% L9012 C9093 Z9002 C9092
5 GPS_1PPS 2 RXB RTC_3V3 12 6 3 8.2nH 39pF B9444 39pF
3 TXB VIN_3V3 17 4 VCC PS 1 4 1
R9016 PPS RF_VOUT C9091 OUTPUT
INPUT
GPS_UART2_RX 4 16 5 2 OUT IN
TXA BOOT C9090 18pF GND2 GND1
1
5 10 R9019
100 0.1uF R9018 L9011 C9094
CGND GND
B
C9095 6 RXA ON_OFF 13 B
GPIO-10 GPIO-14 10k U9008 1.5pF
2
5
3
270pF 7 14 470 18nH
GPIO-0 GPIO-15 UPC8231TK
8 15
GPIO-1 GPIO-13 C9104
9 19
5 RF-PWR RF_IN NC(47pF)
GPS_UART2_TX
1
L9013
C9096
GND1
GND2
GND3
GND4
C9097 8.2nH
120pF
TP9010 NC
C9103
GPS_UART2_TX
NC(47pF)
REB-1315LPx
21
22
18
20
3V3D_GPS
L9017 R9022
5 GPS_1PPS NC(33nH) NC(10) U9009
R9020 1 4
47 3 RFout RFin 5
L9016 2 VDD GND2 6
NC(6.8nH) GND1 GND3
A
Hytera Communications Co.Ltd. A
L9015
NC(NJG1130KA1) Model Name: PD600/PD680 Um C板原理图 Page: of
NC(18nH) 18 18
59
Um (400-527MHz) Part List
63
Um (400-527MHz) Part List
64
Um (400-527MHz) Part List
65
Um (400-527MHz) Part List
66
Um (400-527MHz) Part List
67
Um (400-527MHz) Part List
68
Um (400-527MHz) Part List
69
Um (400-527MHz) Part List
71
Um (400-527MHz) Part List
72
Um (400-527MHz) Part List
73
4
1616300000270
2014-03-17
L07157