105 M3-EX Compiled

You might also like

Download as docx, pdf, or txt
Download as docx, pdf, or txt
You are on page 1of 19

MOD3EXAM – ECEA105

1. The instruction MOV [BP],DL will assemble with mm/mod="


00

01(sribd)

10

11

2. "If a descriptor has Base = 23000000H, Limit = 012FFH and G =1, the described segment
ends at"
230012FFH

2300FFFF

242FFFFFH

none of the choices

3. "For the instruction MOV CL, CH what is the code in the REG field when assembled?"
001

101

010

100

4. In unsigned division of a word in AX by a byte in DATA2, the quotient will be placed in


and the remainder

AL, AH
5. Given: MOV BL,04Fh

ADD BL, 0B1H

The execution part results in ZF=0.

True

False

6. In unsigned multiplication of AX with BX, the product will be placed in register(s)

AX and DX

7. "If the instruction is MOV BL, DS:[1234H], the code for R/M = "
011

111

110

indeterminate

8. “In protected mode, a selector value gives the following segment information EXCEPT"
base address

ending address

access rights byte

none of the choices

9. One must never use the segment registers as data registers to hold arbitrary values because:
They should only contain register addresses
They should only contain ending addresses

They should only contain segment addresses

They should only contain indirect addresses

10. If the direction bit, D=1, data flow the register REG field the R/M field located
in the second byte of an instruction."
"from, to"

"to, within"

"to, from"

None of the choices

11. “CS contains 2001H and IP contains 007CH, which physical memory location is
accessed for the next instruction?"

20010H

3000FH

2007DH

2008CH (docs)

PROOF:

12. This group of instruction is used to shift or rotate bits left or right in register or
memory operands.
Bit Manipulation Instructions

Logical Instructions
Arithmetic Instructions

Program Transfer Instruction

13. If the MOD field contains a 00, 01, or 10 and R/M Code is 001, the addressing mode is
."
DS:[BX+SI]

DS:[BX+DI]

DS:[DI]

DS:[BX]

14. "Which of the following segment:offset combinations points to a common physical


memory address? a) A1B2:000C, b) A1B0:200C, c) A1B0:002C, d) A1B1:001C"
a and b

b and c

"a, b and c"

"a, c and d"

15. “What is the starting and ending address of the segment located by the segment
register value, 1000H?"
"10FFFH , FFFFFH "

"10000H, 10FFFH"

"01000H, 01FFFH"

"10000H,1FFFFH" (docs)

16. This instructions inverts the carry flag.


CLC

STC
CMC (PDF ni sir)

CLD

17. “The selects the operation (addition, subtraction, move, and so on) that is performed
by the microprocessor."
Encoder

Segment Register

Decoder

Opcode

18. In unsigned division of a doubleword in DX AX by a word in CX, the quotient will be placed in
and the remainder in

AX, DX

19. In calculating the target address to jump to, a displacement is added to the contents of the register
.

PC

20. It is a general purpose instruction to transfer byte or word from register to register,
memory to register, register to memory or with immediate addressing.
IN & OUT
instructions

PUSH instruction

MOV instruction

POP instruction

21. Covert the machine code 8CD0H to Assembly Language.

MOV AX, SS
10001100 mm0srr/m = MOV seg reg to reg/mem

10001100 11010000

-> mm=11 (r/m is reg), sr = 10 (SS), r/m=000 (AX)

= MOV AX,SS
22. Program control transfer instructions, are instructions for the transfer of data from memory
to internal register, from internal register to memory, from one register to another register, from
input port to internal register, from internal register to output port, etc.

True
False -> data transfer instruction

23. 32-bit microprocessors operating in protected mode could address up to of memory.


640MB

1GB

4GB

16GB

24. These instructions are used to perform rotate operations, except:

ROL

ROR

REP

RCR

25. “In the RCL instruction, the contents of the destination operand undergo function as"
carry flag is pushed into LSB & MSB is pushed into the carry flag

carry flag is pushed into MSB & LSB is pushed into the carry flag

auxiliary flag is pushed into LSB & MSB is pushed into the carry flag

parity flag is pushed into MSB & LSB is pushed into the carry flag

26. In a compare (CMP) operation, the result of comparison is stored in"


Memory

Registers

Destination operand

nowhere

27. “If SI = 1000H, what does MOV [SI], BH do?"


reads byte of data from memory location 1000H into BH

writes byte of data from BH into memory location 1000H

"illegal, only DI can be used between [ ] s"

"illegal, mixed sizes"

28. Which of the following is not a data copy/transfer function?


MOV

PUSH

DAS -> Arithmetic Instruction

POP

29. "The flag that acts as Borrow flag in the instruction, SBB is"
direction flag

carry flag

parity flag

trap flag

30. “To compare the source and destination operands, CMP instruction performs
between the operands"
Addition

Subtraction

1 s complement

XOR

31. it is a utility program that converts source code programs from assembly
language into machine language.

Assembler

32. In unsigned multiplication of CX with a byte in AL, the product is placed in both AX and DX registers.

True
False
33. “It is used to examine the state of individual bits, or groups of bits."
Double words

Bit Scan Forward

Test

Bit Test

34. Given the following what is the content of the register after executing the

instruction MOV AX, 11001100b

XOR AX, 0CH

AX = 000Ch

None of the above

BX = 000C0h

CX=00C0h

35. “Given CS = 2000H and IP= 1000H, Find the memory address of the next instruction
executed by the microprocessor."
21000H

22000H

2100H

12000H
36. Given the following, what is the content of the destination after executing the

instructions MOV AX, 0FEEDh

AND AX, 0F00Dh


BX = 0FOODh

AX = F00Dh

AX = 0FEEDh

None of the above

37. “The instruction, MOV AX, 1234H is an example of"


register addressing mode

direct addressing mode

immediate addressing mode

based indexed addressing mode

38. “In real mode, which physical address is accessed by the segment-offset combination
0CD1:02E0"
0CFF0H

00FB1H

0FB10H

none of the
choices

39. The 100010dw mmregr/m template should be used for converting the following
assembly instructions to machine code except:
"MOV AX,[BX]"
"MOV ES, AX"

"MOV [BP+4891H],DL"

"MOV [1000H],DL"

40. “In protected mode, access to the segment is allowed if"


(a)RPL = DPL

(b) RPL > DPL

(c)RPL

both a and b

41. Convert to machine code the instruction, POP BP. (Answer in Hexadecimal)

5DH

42. The instruction that performs logical AND operation and the result of the operation is not
stored in the destination operand.

AAA

AND

TEST

XOR

43. Convert to machine code the instruction ADC BX,DX. (Answer in Hexadecimal)

00010011 11011010 13DAH -> ETO SAGOT

00010001 11010011 11D3H


44. "In protected mode memory, protection implemented by restricting access to
memory segments through"
(a)privilege levels

(b)access rights

(c)granularity

both a and b

45. Convert to machine code the instruction AND AL,0FCH. (Answer in Hexadecimal)

24FCH

46. “The instruction, MOV AX,[BX] is an example of"


direct addressing mode

register addressing mode

register relative addressing mode

register indirect addressing mode

47. “The instruction is MOV BL,DS:[1234H] will assemble as a instruction."


2-byte

3-byte

4-byte

6-byte

48. "If the instruction is MOV CL,DS:[1234H], the code for mm = "
00

11

01

10

49. “The instruction MOV DS:[2000H], AL"


has mixed sizes operands - quizlet

copies byte-size data in AX to the memory

is an example of immediate addressing mode

"is illegal, not allowed"


50. 80286 could be operated in protected mode but with only have for address bus.
20-bit
24-bit
32-bit
36-bit

The instruction MOV [BP],DL will assemble with mm/mod="


00

01(sribd)

10

11
"If a descriptor has Base = 23000000H, Limit = 012FFH and G =1, the described segment ends at"
230012FFH

2300FFFF

242FFFFFH

none of the choices (quizlet) (sabi sa docs)


"For the instruction MOV CL, CH what is the code in the REG field when assembled?"
001

101

010

100

 
In unsigned division of a word in AX by a byte in DATA2, the quotient will be placed in   ______
 and the remainder _________
 AL, AH 

GIven:  MOV BL,04Fh

             ADD BL, 0B1H

The execution part results in ZF=0. 

True or False

In unsigned multiplication of AX with BX, the product will be bplaced in register(s)


AX and DX

"If the instruction is MOV BL,DS:[1234H], the code for R/M = ______"
011

111
110

indeterminate

“In protected mode, a selector value gives the following segment information EXCEPT"
base address

ending address

access rights byte

none of the choices


One must never use the segment registers as data registers to hold arbitrary values because:
They should only contain register addresses

They should only contain ending addresses

They should only contain segment addresses

They should only contain indirect addresses


If the direction bit, D=1, data flow _____ the register REG field ______ the R/M field located in the second
byte of an instruction."
"from, to"

"to, within"

"to, from"(docs)

None of the choices

“CS contains 2001H and IP contains 007CH, which physical memory location is accessed for the next
instruction?"
20010H

3000FH

2007DH

2008CH (docs)
This group of instruction is used to shift or rotate bits left or right in register or memory operands.
Bit Manipulation Instructions

Logical Instructions

Arithmetic Instructions

Program Transfer Instruction


If the MOD field contains a 00, 01, or 10 and R/M Code is 001, the addressing mode is ____."
DS:[BX+SI]

DS:[BX+DI] (docs)

DS:[DI]

DS:[BX]
"Which of the following segment:offset combinations points to a common physical memory address? a)
A1B2:000C, b) A1B0:200C, c) A1B0:002C, d) A1B1:001C"
a and b

b and c

"a, b and c"

"a, c and d"


“What is the starting and ending address of the segment located by the segment register value, 1000H?"
"10FFFH , FFFFFH "

"10000H, 10FFFH"

"01000H, 01FFFH"

"10000H,1FFFFH" (docs)
This instructions inverts the carry flag.
CLC

STC

CMC (docs)

CLD
“The ______ selects the operation (addition, subtraction, move, and so on) that is performed by the
microprocessor."
Encoder

Segment Register

Decoder

Opcode
In unsigned division of a doubleword in DX AX by a word in CX, the quotient will be placed in _______
 and the remainder in __________
AX, DX

In calculating the target address to jump to, a displacement is added to the contents of the register ___.

PC

It is a general purpose instruction to transfer byte or word from register to register, memory to register,
register to memory or with immediate addressing.
IN & OUT instructions

PUSH instruction

MOV instruction

POP instruction
Covert the machine code 8CD0H to Assembly Language. 
MOV AX, SS

Program control transfer instructions, are instructions for the transfer of data from memory to internal
register, from internal register to memory, from one register to another register, from input port to internal
register, from internal register to output port, etc.
 True
 False
32-bit microprocessors operating in protected mode could address up to ______ of memory.
640MB

1GB

4GB

16GB

These instructions are used to perform rotate operations, except:


ROL

ROR

REP

RCR
“In the RCL instruction, the contents of the destination operand undergo function as"
carry flag is pushed into LSB & MSB is pushed into the carry flag

carry flag is pushed into MSB & LSB is pushed into the carry flag

auxiliary flag is pushed into LSB & MSB is pushed into the carry flag

parity flag is pushed into MSB & LSB is pushed into the carry flag
In a compare (CMP) operation, the result of comparison is stored in"
Memory

Registers

Destination operand

nowhere

“If SI = 1000H, what does MOV [SI], BH do?"


reads byte of data from memory location 1000H into BH

writes byte of data from BH into memory location 1000H

"illegal, only DI can be used between [ ] s"

"illegal, mixed sizes"


Which of the following is not a data copy/transfer function?
MOV

PUSH

DAS ata

POP
"The flag that acts as Borrow flag in the instruction, SBB is"
direction flag

carry flag

parity flag

trap flag
“To compare the source and destination operands, CMP instruction performs ________ between the
operands"
Addition

Subtraction           

1 s complement

XOR
____________ it is a utility program that converts source code programs from assembly language into
machine language.

Assembler

In unsigned multiplication of CX with a byte in AL, the product is placed in both AX and DX registers.

 True
 False
“It is used to examine the state of individual bits, or groups of bits."
Double words

Bit Scan Forward

Test

Bit Test

Given the following what is the content of the register after executing the instruction
MOV AX, 11001100b
XOR AX, 0CH

AX = 000Ch

None of the above

BX = 000C0h

CX=00C0h

“Given CS = 2000H and IP= 1000H, Find the memory address of the next instruction executed by the
microprocessor."
21000H

22000H

2100H

12000H

Given the following , what is the content of the destination after executing the
instructions
MOV AX, 0FEEDh
AND AX, 0F00Dh

BX = 0FOODh

AX = F00Dh

AX = 0FEEDh

None of the above

“The instruction, MOV AX, 1234H is an example of"


register addressing mode

direct addressing mode

immediate addressing mode

based indexed addressing mode


“In real mode, which physical address is accessed by the segment-offset combination 0CD1:02E0"
0CFF0H

00FB1H

0FB10H

none of the choices


The 100010dw mmregr/m template should be used for converting the following assembly instructions to
machine code except:
"MOV AX,[BX]"

"MOV ES, AX"

"MOV [BP+4891H],DL"

"MOV [1000H],DL"
“In protected mode, access to the segment is allowed if"
(a)RPL = DPL

(b) RPL > DPL

(c)RPL

both a and b
Convert to machine code the instruction, POP BP. (Answer in Hexadecimal)

5D H

The instruction that performs logical AND operation and the result of the operation is not stored in the
destination operand.
AAA

AND

TEST

XOR
Convert to machine code the instruction ADC BX,DX. (Answer in Hexadecimal)

13DAH

"In protected mode memory, protection implemented by restricting access to memory segments through"
(a)privilege levels

(b)access rights

(c)granularity
both a and b

Convert to machine code the instruction AND AL,0FCH. (Answer in Hexadecimal)


24FCH

“The instruction, MOV AX,[BX] is an example of"


direct addressing mode

register addressing mode

register relative addressing mode

register indirect addressing mode


“The instruction is MOV BL,DS:[1234H] will assemble as a _______ instruction."
2-byte

3-byte

4-byte

6-byte
"If the instruction is MOV CL,DS:[1234H], the code for mm = ______"
00

11

01

10
“The instruction MOV DS:[2000H], AL"
has mixed sizes operands – quizlet

copies byte-size data in AX to the memory 

is an example of immediate addressing mode

"is illegal, not allowed"


80286 could be operated in protected mode but with only have _____ for address bus.
20-bit - quizlet docs
24-bit
32-bit
36-bit

You might also like