Professional Documents
Culture Documents
Ar 101 Mod 5 Midterms
Ar 101 Mod 5 Midterms
In symbolic notation, it is used to describe the micro-operations transfer among registers. It is a kind of
intermediate representation (IR) that is very close to assembly language, such as that which is used in a
compiler.The term “Register Transfer” can perform micro-operations and transfer the result of operation to the
same or other register.
Micro-operations :
The operation executed on the data store in registers are called micro-operations. They are detailed low-level
instructions used in some designs to implement complex machine instructions.
Register Transfer :
The information transformed from one register to another register is represented in symbolic form by
replacement operator is called Register Transfer.
Replacement Operator :
In the statement, R2 <- R1, <- acts as a replacement operator. This statement defines the transfer of content of
register R1 into register R2.
1. General way of representing a register is by the name of the register inclosed in a rectangular box as
shown in (a).
3. The numbering of bits in a register can be marked on the top of the box as shown in (c).
A 16-bit register PC is divided into 2 parts- Bits (0 to 7) are assigned with lower byte of 16-bit address and bits (8
to 15) are assigned with higher bytes of 16-bit address as shown in (d).
[] Word index
:= Definition
# Concatenation
: Parallel separator
; Sequential separator
@ Replication
{} Operation modifier
The operation performed on the data stored in the registers are referred to as register transfer operations.
2. Conditional Transfer –
If the control function P=1, then load the content of R1 into R2 and at the same clock load the content of R2 into
R1.
A control memory is a part of the control unit. Any computer that involves microprogrammed control consists of
two memories. They are the main memory and the control memory. Programs are usually stored in the main
memory by the users. Whenever the programs change, the data is also modified in the main memory. They
consist of machine instructions and data.
The control memory consists of microprograms that are fixed and cannot be modified frequently. They contain
microinstructions that specify the internal control signals required to execute register micro-operations.
The machine instructions generate a chain of microinstructions in the control memory. Their function is to
generate micro-operations that can fetch instructions from the main memory, compute the effective address,
execute the operation, and return control to fetch phase and continue the cycle.
The next address must be computed once this operation is completed. It is computed in the next address
generator. Then, it is sent to the control address register to be read. The next address generator is also known as
the microprogram sequencer. Based on the inputs to a sequencer, it determines the address of the next
microinstruction. The microinstructions can be specified in several ways.
The data register is also known as the pipeline register. It allows two operations to be performed at a time. It
allows performing the micro-operation specified by the control word and also the generation of the next
microinstruction.
A dual-phase clock is required to be applied to the address register and the data register. It is possible to apply a
single-phase clock to the address register and work without the control data register.
The main advantage of using a microprogrammed control is that, if the hardware configuration is established
once, no further changes can be done. However, if a different control sequence is to be implemented, a new set
of microinstructions for the system must be developed.
REFERENCES/LINKS
Register Transfer Language: https://www.youtube.com/watch?v=Tus1Tjhnd2w
Introduction to Digital Logic and Computer Design:
https://classes.engineering.wustl.edu/2006/fall/jee2600/rtl/rtl.html
LEARNING ACTIVITY
1. What are the registers involved in Register Transfer Language(RTL)? What are the function of each
register?
2. In RTL, What does the statement R0 <-- R1 + R2' + 1do?