Download as pdf or txt
Download as pdf or txt
You are on page 1of 3

CPE 301 – Logic Circuits & Design

Midterm examination

Name: Siegrique Ceasar A. Jalwin Yr. & Sec.BSCPE -3A Date: 11/04/2021

1.) A sequential circuit has one flip-flop, Q; two inputs, x and y; and one output, S. It consists of a
full adder circuit connected to a D flip-flop, as shown in below. Derive the state table or
characteristic table of the sequential circuit. (20 points)

Present State Inputs Next State Output


Q(t) x y Q(t+1)
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1

State diagram

The circuit is a ripple carry adder because the carry output of the full adder is feed-back to the next
addition as carry in.
2.) A sequential circuit has two JK flip-flop, one input x and one output y. The logic diagram of the
circuit is shown below. Derive the state table or characteristic table of the circuit. (20 points)
3.) Design a sequential circuit with two D flip-flops, A and B, and one input, x. When x = 0, the state
of the circuit remains the same. When x = 1, the circuits go through the state transition from 00
to 01 to 11 to 10 back to 00, and repeats.

Present State Inputs Next State


A B A(t+1) B(t+1)
0 0 0 0 0
0 0 1 0 1
0 1 0 0 0
0 1 1 1 0
1 0 0 1 0
1 0 1 1 1
1 1 0 1 1
1 1 1 0 0

KMAP of A(t+1) & B(t+1) D Flipflops Sequential Circuit Design

You might also like