Professional Documents
Culture Documents
Chapter 1 Introduction To Computer Architecture: Multiple-Choice
Chapter 1 Introduction To Computer Architecture: Multiple-Choice
Chapter 1 Introduction To Computer Architecture: Multiple-Choice
Multiple-choice
1. Which of the following cannot be considered as a major structural element of a modern
computer?
a) Memory
b) Processor
c) Secondary memory
d) System buses
2. A type of system bus which is used for the transfer of data between processor, memory and I/O
devices is known as?
a) Control bus
b) Address bus
c) Data Buffer Register
d) Data bus
3. Program Counter (PC) is a processor register and its main function is to?
a) Store results of computation within the processor
b) Store instructions within the processor
c) Store the next instruction within the processor
d) Store the address of the next instruction within the processor
4. A processor instruction is made of two parts which include.
a) Opcode and data
b) Opcode and address
c) Address and data
d) Opcode and register
5. What is the primary reason for using interrupts?
a) To improve processor utilization
b) To increase the speed of the processor
c) To make more memory available to the processor
d) To reduce processor cost
6. An interrupt will likely be sent to the processor by IO device through which of the following
bus?
a) Data Bus
b) Control Register
c) Adress Bus
d) Control Bus
7. Which of the following statement is not correct about the SRAM and DRAM memory?
a) DRAM is made with the capacitors and need to be refreshed periodically
b) DRAM is faster and more expensive than SRAM
c) SRAM is made with the transistors and need not be refreshed
d) Registers and Cache memories are mostly made with SRAM
8. Which of the following memory cannot be considered as a primary system memory?
a) RAM
b) Processor registers
c) ROM
d) Cache memory
9. Which of the following memory type is likely going to have the fastest access/response time?
a) System memory
b) Cache memory
c) SSD memory
d) Processor registers memory
10. Which of the following is not true about the cache memory?
a) It is invisible to the operating system
b) Cache has much faster access time than the main system memory
c) Cache is the fastest memory available
d) Cache holds a copy of the portion of main memory frequently used by the processor
11. An I/O communication technique where processor waits and periodically check for the I/O
module until it finishes a task is known as?
a) Direct Memory Access (DMA)
b) Programmed I/O
c) Interrupt-driven I/O
d) Wait I/O
12. Which of the following is not an approach that can lead to providing parallelism in computer
systems?
a) Cluster
b) SMP
c) Multicores
d) multiprogramming
13. A system which has multiple units of processor compacted together on a single silicon chip is
known as?
a) Multiprocessing system
b) SMP system
c) Multicore system
d) Multithreading system
Essay
1. a) List the four main structural elements in modern computer architecture
b) Briefly describe the function of each element listed in 1 (a) above
2. a) What are system buses?
b) list and explain the functions of the three types of the system buses
3. a) Mention any five Processor registers that you know.
(b) explain the function of any two registers out of the five registers mentioned in 3 (a)
4. a) What is an interrupt?
(b) list four classes of interrupt
5. a) what is the difference between primary and secondary memory
b) what are the differences between RAM and ROM
6. a) List three means for I/O communication techniques
b) explain one of the techniques listed in 6 (a)
7. A) what is a SMP?
b) with the help of a diagram show the structural organization of an SMP system
Essay
1. List five functions of Operating system when considered as a user/computer interface.
2. Define an Operating system
a) List three objectives of OS and explain one of them
3. a) What are the differences between uniprogramming and multiprogramming operating
systems.
b) Give one example each for uniprogramming and multiprogramming operating systems.
4. A time slicing Operating system is to executes 4 different jobs. If the jobs are scheduled for
execution in the flowing sequence: JOB 1 - JOB 2- JOB 4 - JOB 3- JOB 1. Draw the five
stages of the jobs execution in the system memory, if the sizes of jobs, monitor and system
memory are provided in the table below.
JOB 1 JOB 2 JOB 3 JOB 4 MONITOR MEMORY
Essay
1. a) What is a process?
b) List any five essential elements within a process
6. list five activities performed by Operating System during the creation of a New Process
Chapter 4 Threads
Chapter 5 Concurrency 1: Mutual exclusion and synchronization
Multiple Choice
1. A situation where multiple computations are happening at the same time by processes or
threads is termed
a) Mutual exclusion
b) Concurrency
c) Parallel processing
d) Inter-leaving
2. Concurrency will most likely occur in all of the following contexts except
a) Operating system structure
b) Multiprogramming
c) Multiprocessing
d) Uniprogramming
3. A section of code within a process that required access to shared resources is called?
a) Critical section
b) Trace of a process
c) Shared section
d) Non-critical section
4. Some of the challenges faced by operating system in handling concurrency include the
following except
a) Sharing resources
b) Communication among processes
c) Synchronization of multiple processes
d) generalization
5. which of the following is an example of mutual exclusion implementation using hardware?
a) Interrupt disabling
b) Semaphores
c) Messaging
d) Monitors
Essay
1. a) Define the term Concurrency
(b) list three situation where concurrency can be found
(c) List the four concerns of OS in concurrent systems
2. Define the following terms
a) Deadlock
b) Starvation
c) Critical section
3. a) What is mutual exclusion
(b) state four (4) requirement of mutual exclusion
4. (a) List the two (2) hardware approaches for implementing mutual exclusion
(b) Explain each one of the approaches listed above.
5. a) List the three (2) software approaches for implementing mutual exclusion
(b) With the aid of diagram explain how a Semaphores will enforce mutual exclusion on
the three processes A, B, and C competing for same shared resources. Assuming the initial
value of semaphore s=1 and information about processes as provided in table 1
Process Name Arrival Time Service Time
A 0 3
B 1 1
C 2 1
Table 1
Essay
1. Define the terms deadlock and starvation
2. What are the differences between reusable and consumable resources?
3. Give 3 examples each for reusable and consumable resource
4. Using resource allocation graph explain the process of deadlock for two process P1 and P2
competing over resources Ra and Rb.
5. List and explain four conditions for the existence of deadlock
6. What is the difference between deadlock prevention and deadlock avoidance?
7. List and explain the two approaches to deadlock avoidance
8. Using banker’s algorithm show in 4 steps on how the operating system will chose and allocate
resources to processes P1, P2, P3 and P4 to avoid deadlock. If the claim matrix C, Allocation
matrix A and Resource vector R are provided below, compute the new Available resource vector
V and C-A at each step
Essay
1. Mention 5 requirements in memory management
2. List 6 different types of partitioning schemes use in memory management
3. What is the difference between simple paging and simple segmentation?
4. An 8-bit instruction (B) has a relative address of 1502 within a process P of size 9.6KB. If the
system uses IkB simple paging scheme with 16-bit for addressing space.
a) Find the logical address of the instruction B, both in binary and decimal numbers.
b) Find the addresses that will be stored in Base and Bound registers of the process P assume
that the pages are contiguous and B has an absolute address of 20000.
Essay
1. Briefly describe the three types of processor scheduling
2. What is the difference between turnaround and response time?
3. What is the difference between preemptive and non-preemptive scheduling?
4. List six types of scheduling algorithms used in short-term scheduling
5. Use Round-robin algorithm with time quantum of 3 seconds to implement scheduling of the
processes in Fig 1 on a timeline graph.
6. Use SPN algorithm to implement scheduling of the processes in Fig 1 on a timeline graph.
7. Use SRT algorithm to implement scheduling of the processes in Fig 1 on a timeline graph.
8. Use HRRN algorithm to implement scheduling of the processes in Fig 1 on a timeline graph.
B 1 5
C 3 2
D 9 5
E 12 5
Figure 1
Essay
1. List and explain the three categories of I/O devices
2. Briefly describe the following techniques for performing I/O functions:
a) Programmed I/O
b) Interrupt driven I/O
c) Direct Memory Access
3. With the help of diagram describe the three different configurations of DMA
4. a) List three types of I/O buffering
b) Give two reasons why I/O buffering is required