Professional Documents
Culture Documents
Digital Electronics and Logic Design Solved MCQs (Set-23)
Digital Electronics and Logic Design Solved MCQs (Set-23)
Answer: A
A. bi-stable dualvibrators
B. bi-stable transformer
C. bi-stable multivibrator s
Answer: C
B. false
Answer: A
A. and
o m
B. or
.c
te
C. nand
a
D. xor
q M
Answer: B
c
M
556. A particular half adder has
Answer: B
A. = 0, cout = 0
B. = 0, cout = 1
C. ?= 1, cout = 0
D. ?= 1, cout = 1
Answer: B
A. n+2 (n plus 2)
B. 2n (n multiplied by 2)
C. 2n (2 raise to power n)
D. n2 (n raise to power 2)
Answer: B
o m
559. A GAL is essentially a . .c
te
A. non- reprogrammab le pal a
q M
B. pal that is programmed only by the manufacture r
c
C. very large pal
Answer: B
A. the changes in the data at the inputs of the latch are seen at the output
B. the changes in the data at the inputs of the latch are not seen at the output
C. propagation delay is zero (output is immediately changed when clock signal is applied)
Answer: A
562. occurs when the same clock signal arrives at different times
at different clock inputs due to propagation delay.
A. race condition
B. clock skew
C. ripple effect
o m
D. none of given options
.c
Answer: B
te
a
563.
q M
is one of the examples of asynchronous inputs.
c
A. j-k input
B. s-r input
M
C. d input
Answer: D
564. Bi-stable devices remain in either of their states unless the inputs
force the device to switch its state
A. ten
B. eight
C. three
D. two
Answer: D
Answer: D
o m
B. high-to-low transition of clock
.c
C. enable input (en) is set
te
a
D. preset input (pre) is set
q M
Answer: A
c
M
567. The low to high or high to low transition of the clock is considered to
be a(n)
A. state
B. edge
C. trigger
D. one-shot
Answer: B
568. In asynchronous digital systems all the circuits change their state
with respect to a common clock
A. true
B. false
Answer: B
569. If the S and R inputs of the gated S-R latch are connected together
using a gate then there is only a single input to the latch. The input is
A. and
B. or
C. not
D. xor
Answer: C
m
570. If S=1 and R=0, then Q(t+1) = for positive edge triggered flip-flop
o
A. 0
.c
te
B. 1
a
C. invalid
q M
D. input is invalid
c
Answer: B M
571. 3-to-8 decoder can be used to implement Standard SOP and POS
Boolean expressions
A. true
B. false
Answer: A
A. 2-to-8 encoder
B. 4-to-16 encoder
C. bcd-to- decimal
Answer: D
573. The simplest and most commonly used Decoders are the Decoders
B. (n-1) to 2n
C. (n-1) to (2n- 1)
D. n to 2n-1
Answer: A
574. A Karnaugh map is similar to a truth table because it presents all the
possible values of input variables and the resulting output of each value.
o m
A. true
.c
B. false
te
a
Answer: A
q M
575. The decimal “17” in BCDcwill be represented as 10001(right opt is not
given) M
A. 11101
B. 11011
C. 10111
D. 11110
Answer: C
For Discussion / Reporting / Correction of any MCQ please visit discussion page by clicking on
'answer' of respective MCQ.
o m
.c
te
a
q M
c
M