Professional Documents
Culture Documents
74HC08 Quad 2 Input AND Gate: High Performance Silicon Gate CMOS
74HC08 Quad 2 Input AND Gate: High Performance Silicon Gate CMOS
4
A2 6 HC08 = Device Code
5 Y2
B2 A = Assembly Location
Y = AB WL or L = Wafer Lot
9 Y = Year
A3 8
Y3 WW or W = Work Week
10
B3 G or G = Pb−Free Package
(Note: Microdot may be in either location)
12
A4 11
13 Y4
B4
A B Y
Pinout: 14−Lead Packages (Top View)
L L L
VCC B4 A4 Y4 B3 A3 Y3
L H L
14 13 12 11 10 9 8 H L L
H H H
ORDERING INFORMATION
See detailed ordering and shipping information in the package
1 2 3 4 5 6 7 dimensions section on page 2 of this data sheet.
A1 B1 Y1 A2 B2 Y2 GND
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
MAXIMUM RATINGS
Symbol Parameter Value Unit This device contains protection
VCC DC Supply Voltage (Referenced to GND) – 0.5 to + 7.0 V circuitry to guard against damage
due to high static voltages or electric
Vin DC Input Voltage (Referenced to GND) – 0.5 to VCC + 0.5 V fields. However, precautions must
be taken to avoid applications of any
Vout DC Output Voltage (Referenced to GND) – 0.5 to VCC + 0.5 V
voltage higher than maximum rated
Iin DC Input Current, per Pin ±20 mA voltages to this high−impedance cir-
cuit. For proper operation, Vin and
Iout DC Output Current, per Pin ±25 mA
Vout should be constrained to the
ICC DC Supply Current, VCC and GND Pins ±50 mA range GND v (Vin or Vout) v VCC.
Unused inputs must always be
PD Power Dissipation in Still Air, SOIC Package† 500 mW tied to an appropriate logic voltage
TSSOP Package† 450 level (e.g., either GND or VCC).
Tstg Storage Temperature – 65 to + 150 _C Unused outputs must be left open.
ORDERING INFORMATION
Device Package Shipping †
74HC08DR2G SOIC−14
(Pb−Free) 2500/Tape & Reel
74HC08DTR2G TSSOP−14*
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2
74HC08
http://onsemi.com
3
74HC08
tr tf
VCC
90%
INPUT 50%
A OR B
10% GND
tPLH tPHL
90%
OUTPUT Y 50%
10%
tTLH tTHL
TEST
POINT
OUTPUT
DEVICE
UNDER
TEST C L*
A
Y
B
http://onsemi.com
4
74HC08
PACKAGE DIMENSIONS
SOIC−14
CASE 751A−03
ISSUE H
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
−A− 2. CONTROLLING DIMENSION: MILLIMETER.
14 8 3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
−B− 5. DIMENSION D DOES NOT INCLUDE
P 7 PL DAMBAR PROTRUSION. ALLOWABLE
0.25 (0.010) M B M DAMBAR PROTRUSION SHALL BE 0.127
(0.005) TOTAL IN EXCESS OF THE D
DIMENSION AT MAXIMUM MATERIAL
1 7 CONDITION.
G MILLIMETERS INCHES
R X 45 _ F DIM MIN MAX MIN MAX
C A 8.55 8.75 0.337 0.344
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.054 0.068
D 0.35 0.49 0.014 0.019
−T− F 0.40 1.25 0.016 0.049
K M J
SEATING D 14 PL G 1.27 BSC 0.050 BSC
PLANE J 0.19 0.25 0.008 0.009
0.25 (0.010) M T B S A S K 0.10 0.25 0.004 0.009
M 0_ 7_ 0_ 7_
P 5.80 6.20 0.228 0.244
R 0.25 0.50 0.010 0.019
SOLDERING FOOTPRINT*
7X
7.04 14X
1.52
1
14X
0.58
1.27
PITCH
DIMENSIONS: MILLIMETERS
http://onsemi.com
5
74HC08
PACKAGE DIMENSIONS
TSSOP−14
CASE 948G−01
ISSUE B
ÇÇÇ
0.15 (0.006) T U S
A K DETERMINED AT DATUM PLANE −W−.
−V− K1
ÉÉÉ
ÇÇÇ
MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200
ÉÉÉ
ÇÇÇ
J J1 B 4.30 4.50 0.169 0.177
C −−− 1.20 −−− 0.047
D 0.05 0.15 0.002 0.006
SECTION N−N F 0.50 0.75 0.020 0.030
G 0.65 BSC 0.026 BSC
H 0.50 0.60 0.020 0.024
−W− J 0.09 0.20 0.004 0.008
C J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
0.10 (0.004) K1 0.19 0.25 0.007 0.010
L 6.40 BSC 0.252 BSC
−T− SEATING D G H DETAIL E M 0_ 8_ 0_ 8_
PLANE
SOLDERING FOOTPRINT*
7.06
0.65
PITCH
14X 14X
0.36
1.26
DIMENSIONS: MILLIMETERS
http://onsemi.com
6
74HC08
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com 74HC08/D
7